




## Silicon Wafers: Basic unit

- Silicon Wafers Basic processing unit
- 100, 150, 200, 300, 450 mm disk, 0.5-0.8 mm thick
- Current industrial standard 300 mm (12 inches)
- Most research labs 100, 150 mm wafers (ours 100)
- Typical process 25 - 1000 wafers/run
- Each wafer: 100 - 1000's of microchips (die)
- Wafer cost \$10 - \$100's
- 200 mm wafer weight 0.040 Kg
- Typical processing costs \$1200/wafer (200 mm)
- Typical processed wafer value \$11,000  
(all products, modest yield)
- Value/Mass of processed wafer \$275,000/Kg



## Production of Silicon Wafers

- Silicon starts as beach sand quartzite
- Most silicon used now is solar cell industry – lower grade
- China dominates polycrystalline & solar grade 4.6 Megatonnes
- Japan makes 46% of chip grade silicon wafers





Fig. 4 Process sequence from starting material to polished wafer.


## Silicon production by country, 2010



# Conversion of Raw Sand into Metallurgical Grade Silicon

## Step 1: Metallurgical Grade Silicon (MSG): 98% pure


- Start with white beach sand (quartzite or  $\text{SiO}_2$ )
- Use electric arc to melt in mixture of coal coke, wood at  $2000^\circ\text{C}$
- Carbon removes impurities: molten Si drawn from bottom




- Takes considerable power: 12-14 KWh/Kg of Si

## Step 2: Metallurgical Grade Silicon Chemical Purification


- Convert MSG powder to trichlorosilane ( $\text{SiHCl}_3$ ) by reacting with anhydrous hydrogen chloride at  $300^\circ\text{C}$
- Chlorine reacts with impurities to give material like  $\text{AlCl}_3$ ,
- Trichlorosilane ( $\text{SiHCl}_3$ ) boils at  $31.8^\circ\text{C}$



Reactions:



Overall Reaction:



\* Reactions occur simultaneously when silica flows down sidewalls of SiC.

Submerged electrode arc furnace for metallic silicon production

Metallurgical grade silicon (poly crystalline)


# Metallurgical Grade Silicon into Polycrystalline Silicon

## Step 3: Distill Trichlorosilane


- Impurities reduce to parts per billion atoms (ppba) or  $10^{13}/\text{cm}^3$
- Reduced by  $10^8$  from original values

## Step 4: Silicon Chemical Vapour Deposition


- Gaseous trichlorosilane ( $\text{SiHCl}_3$ ) reacted with Hydrogen



- Si deposits out on rods with large crystals: Polycrystalline
- Result Electronic Grade Silicon (EGS)
- Called the Siemens process
- Total production 3 million Kg 1985



(b) Schematic of fluidized bed, distillation tower, and CVD reactor developed by Siemens<sup>9</sup>





## Czochralski Crystal Growth methods

- Czochralski (CZ) basic Silicon crystal growth method
- Melt Poly Si EGS at 1430°C in quartz crucible
- Rotate crucible
- Bring counter rotating seed crystal to melt
- Slowly draw seed from melt
- Atoms of melt freeze out aligned with crystal planes of seed




Figure 3.7 Czochralski crystal-growing system.







Figure 3.8 Crystal growth from a seed.

## Czochralski Crystal Growth

- As seed drawn from melt initially grow narrow neck
- Dislocations (incorrect crystal alignment stopped at neck)
- As slow rate of pull (withdrawal) crystal diameter grows to max
- Maintain constant rotate/pull rate for uniformity eg 20 cm/hr



## Finished Czochralski Crystals

- Crystals up to 200, 300 and 400 mm now possible
- Limit is weight that can be held by seed end (tang)
- Bottom called the butt end
- Most recent advance: Magnetic Convection suppression
- Magnetic field induces force to prevent moving Si conductor






Fig. 6 (a) EGS in polysilicon form<sup>5</sup>. Reprinted with permission of the publisher, the Electrochemical Society. (b) 150 mm single-crystal CZ silicon ingot. Reprinted with permission of the Monsanto Electronics Materials Company.



## Movement of Impurities from Melt to Crystal

- To put dopants in wafer place impurity in melt
- Equilibrium concentration (solubility) different in solid,  $N_s$  than in liquid  $N_l$   
(note solubilities often symbolized as  $C_s, C_l$ )
- Segregation ratio fraction of liquid dopant in solid

$$k = \frac{N_s}{N_l}$$

- Thus as crystal pulled melt dopant concentration changes with  $X$ , fraction of melt solidified (ie  $X=0$  at the seed end)

$$N_s = kN_{l0}(1 - X)^{[k-1]}$$

- Thus dopant concentration changes along length of crystal
- Thus impurities & dopants differ in each wafer
- Hence measure each wafer resistivity

Table 1-1 Segregation coefficients for common impurities in silicon

Impurity	Segregation coefficient $k^\dagger$
Aluminum (Al)	0.002
Antimony (Sb)	0.3
Arsenic (As)	0.3
Boron (B)	0.72-0.8
Carbon (C)	0.07
Copper (Cu)	$4 \times 10^{-4}$
Gallium (Ga)	0.007-0.008
Gold (Au)	$2.2 \times 10^{-5}$
Indium (In)	$4 \times 10^{-4}$
Iron (Fe)	$8 \times 10^{-6}$
Oxygen (O)	1.25
Phosphorus (P)	0.35

<sup>†</sup>Where multiple values are given, literature values vary.






Fig. 10 Curves from growth from the melt, showing the doping concentration in a solid as a function of their fraction solidified. From W.G. Pfann, *Zone Melting*, 2nd Ed. 1966. Copyright © John Wiley and Sons. Reprinted with permission of John Wiley and Sons.



## Float Zone Crystallization

- Float Zone (FZ) produces smaller wafers
- Start with polycrystalline Si rod
- Touch rod to seed crystal
- Heat with moving Radio Frequency (RF) coil
- Melts rod near coil
- Move melt front from crystal to end and back
- Leaves single crystal rod behind

*Float-zone pulling*



## Comparison of CZ and FZ wafers

- FZ better impurity, but smaller size
- Reason: FZ process move impurities to ends of rod

PARAMETER	CZ	FLOAT ZONE
Large Crystal	Yes	Difficult
Cost	Lower	
Dislocations	0 - 10 <sup>4</sup> /cm <sup>2</sup>	10 <sup>3</sup> - 10 <sup>5</sup> /cm <sup>2</sup>
Resistivity	Up to 100 ohm-cm	2000 ohm-cm Max.
Radial Resistivity	5 - 10%	5 - 10%
Oxygen Content	10 <sup>16</sup> - 10 <sup>18</sup> atoms/cm <sup>3</sup>	0 - Very Low

Figure 3.11 Comparison of CZ and float crystal-growing methods.

**TABLE 2.4 Comparison of Silicon Material Characteristics and Requirements for ULSI**

Property	Characteristics		Requirements for ULSI
	Czochralski	Float Zone	
Resistivity (phosphorus) <i>n</i> -type (ohm-cm)	1-50	1-300 and up	5-50 and up
Resistivity (antimony) <i>n</i> -type (ohm-cm)	0.005-10	—	0.001-0.02
Resistivity (boron) <i>p</i> -type (ohm-cm)	0.005-50	1-300	5-50 and up
Resistivity gradient (four-point probe) (%)	5-10	20	< 1
Minority carrier lifetime (μs)	30-300	50-500	300-1000
Oxygen (ppma)	5-25	Not detected	Uniform and controlled
Carbon (ppma)	1-5	0.1-1	< 0.1
Dislocation (before processing) (per cm <sup>2</sup> )	≤ 500	≤ 500	≤ 1
Diameter (mm)	Up to 200	Up to 100	Up to 300
Slice bow (μm)	≤ 25	≤ 25	< 5
Slice taper (μm)	≤ 15	≤ 15	< 5
Surface flatness (μm)	≤ 5	≤ 5	< 1
Heavy-metal impurities (ppba)	≤ 1	≤ 0.01	< 0.001

ppma, parts per million atoms; ppba, parts per billion atoms.





Fig. 7 The increase with time of CZ silicon crystal diameter and charge sizes<sup>47</sup>. Reprinted with permission of Semiconductor International.



## Current Common Si Wafer Sizes

- 300 mm (12 inch) now in most state of art fabs (2001)
- 200 mm (8 inch) common fabrication (started 1995)
- 150 mm (6 inch) most 2nd level to front line fabs
- 125 mm (5 inch) Bastard size (only a few facilities)
- 100 mm (4 inch) Smallest production wafers: research
- 75 mm (3 inch) Obsolete size: still used in research  
(special order: more expensive than 4 inch)
- 450 mm (18 inch) experimental production (2017)
- Basically need to rebuild entire fab to change wafer size



## Silicon Demand Trends by Wafer Size

Worldwide Silicon Demand by Wafer Size



## Rod (Bole) Sawing

- Use diamond saws to cut Crystal rods
- Very thin blades
- Resulting slices called wafers
- Typical wafer about 0.5 -0.8 mm thick (100-450 mm wafers)
- Lose nearly half material in cutting
- Large gain poly Si square wafers used for solar cells




Fig. 19 (a) ID saw geometry<sup>27</sup>. (b) ID slicing<sup>28</sup>. Reprinted with permission of Solid State Technology, published by Technical Publishing, a company of Dun & Bradstreet.

Wafer Size (mm)	Thickness ( $\mu\text{m}$ )	Area ( $\text{cm}^2$ )	Weight (grams)
50.8 (2")	279	20.26	1.32
76.2 (3")	381	45.61	4.05
100	525	78.65	9.67
125	625	112.72	17.87
150	675	176.72	27.82
200	725	314.16	52.98
300	775	706.21	127.62




solar poly Si wafer




## Wafers Polishing

- Wafers mechanically abrasive polished to reduce roughness
- Then chemical/mechanical polished
- Film thickness are 0.1 microns or smaller for devices
- Thus wafers polished to < 10 nm defects



**Figure 4.17**  
Schematic of CMP process.



**Figure 4.18**  
Wafer thickness and surface roughness changes.

## Wafer Flatness

- Very important for holding wafers down
- Also for focusing of photolithography




Fig. 23 Typical wafer flatness parameters (a) warp (b) bow (c) thickness (d) total thickness variation, TTV (e) total indicator reading, TIR (f) focal plane deviation, FPD. Chips and indents in wafer shown in (g). Reprinted with permission of Microelectronics Manufacturing and Testing.

**TABLE 2.3 Specifications for Polished Monocrystalline Silicon Wafers**

Parameter	125 mm	150 mm	200 mm	300 mm
Diameter (mm)	125 ± 1	150 ± 1	200 ± 1	300 ± 1
Thickness (mm)	0.6–0.65	0.65–0.7	0.715–0.735	0.755–0.775
Primary flat length (mm)	40–45	55–60	NA	NA
Secondary flat length (mm)	25–30	35–40	NA	NA
Bow (µm)	70	60	30	< 30
Total thickness variation (µm)	65	50	10	< 10
Surface orientation	(100) ± 1° (111) ± 1°	Same	Same	Same

NA, not available.

- 100 mm: thickness 05.-0.55 mm,  
flats: primary 30-35 mm, secondary 16-20 mm

## Flats and Wafer types

- Flats are cut in the single crystal rods
- Allows wafers can to orientated and identified
- Primary flat largest: used to orientate wafer
- Secondary (minor) flat position varies with crystal and conductivity type
- Also specify wafer by resistivity (ohm-cm)
- Wafer costs: \$10-\$4 for 100 mm, \$20 for 150 mm
- 300, 450 (and some 200) mm wafers use a notch for orientation
- Notch is 1 mm deep at  $\langle 110 \rangle$  orientation for  $\langle 100 \rangle$  wafers






Fig. 18 Identifying flats on a silicon wafer. Reprinted with permission, from the Semiconductor Equipment and Materials Institute, Inc. Copyright the Semiconductor Equipment and Materials Institute, Inc., 625 Ellis St., Suite 212, Mountain View, CA 94043.



## Thermal Oxidation and Growth of Insulators (Jaeger 3, Campbell 4)

- Key advantage of Si: Oxidation of Si into SiO<sub>2</sub> (glass)
- Major factor in making Silicon the main semiconductor
- Grown at high temperature in pure O<sub>2</sub> (dry) or steam (wet)
- Glass is chemically inert
- Glass makes hard, dielectric layer
- Note: density changes with oxide type: dry is denser than wet
- Dry thermal oxide 2.27 g/cc
- Wet thermal oxide 2.18 g/cc

**Table 3-3 Important properties of silicon dioxide**

---

Molecular weight (amu)	60.08
Molecules (cm <sup>-3</sup> × 10 <sup>22</sup> )	2.3
Density (g cm <sup>-3</sup> )	2.27
Resistivity	≥10 <sup>16</sup> Ω cm @ 300°K
Dielectric constant (ε/ε <sub>0</sub> )	3.9
Melting point (°C)	~1700
Specific heat (J g <sup>-1</sup> °C <sup>-1</sup> )	1.0
Thermal conductivity (W cm <sup>-1</sup> °C <sup>-1</sup> )	0.014
Linear coefficient of thermal expansion (ppm)	0.5

---

*Source:* Reference 27, used by permission. Copyright 1967, John Wiley & Sons.



## Glass Use in Semiconductors

- Looking at MosFet shows some of Glass applications




Fig. 5-13 NMOS inverter, depletion MOSFET load. (a) Schematic representation. (b) Layout. (c) Cross sectional view.<sup>7</sup> From D. A. Hodges and H. G. Jackson, *Analysis and Design of Digital Integrated Circuits*, Copyright, 1983 McGraw-Hill Book Co. Reprinted with permission.

Table 1. RANGE OF THERMAL SiO<sub>2</sub> THICKNESSES USED IN VLSI

SiO <sub>2</sub> Thickness	Application
60 - 100 Å	Tunneling Oxides
150 - 500 Å	Gate Oxides, Capacitor Dielectrics
200 - 500 Å	LOCOS Pad Oxide
2000 - 5000 Å	Masking Oxides, Surface Passivation Oxides
3000 - 10,000 Å	Field Oxides

## **Uses of Oxide Films in IC's**


- Both furnace grown oxides and Chemical Deposited (CVD)
- CVD is where chemical reactions create the oxide
- Furnace oxide is denser – greater hardness, chemical resistance
- Also better electrical characteristics
- Higher resistivity, dielectric constant and breakdown voltage

Table 1: Uses of Dielectric Films in Semiconductor Technology


- COMPONENTS IN DEVICES
- CORROSION PROTECTION
- DEVICE ISOLATION
- DOPANT DIFFUSION SOURCE
- GETTER IMPURITIES
- INCREASE BREAKDOWN VOLTAGE
- INSULATE METAL LAYERS
- MASK AGAINST DOPANTS
- MASK AGAINST IMPURITIES
- MASK AGAINST OXIDATION
- MECHANICAL PROTECTION
- PASSIVATE JUNCTIONS
- SMOOTH OUT TOPOGRAPHY

## Growth of Oxide Films

- Done at high temperature in oxidizing gas
- Thickness control and density determine process
- Dry oxidation (denser oxides: gate oxide)




- Wet Oxidation (lower density: Thick masking, Field oxides)



- Furnace growth charts depend on wet/dry and crystal orientation




From Computer Desktop Encyclopedia  
Reproduced with permission.  
© 1996 Intel Corporation




# Wet Oxidation Si <100> Furnace Growth Chart

Oxidation of Silicon via Oxygen at 75°C to 112°C




# Dry Oxidation Si <100> Furnace Growth Chart





# Dry Oxidation Si <111> Furnace Growth Chart



## Furnace Growth of Oxide Films

- Oxide grows both above original Si surface and into the Si surface
- Si layer thickness decreased by  $0.44 x_o$
- Wafer gains weight from oxide
- Weight change depends difference in density of Si from  $\text{SiO}_2$
- Note: Dry oxide has higher density than wet oxide




Fig. 3 The thermal oxidation of silicon model<sup>3</sup>. Reprinted with permission of the American Physical Society.

## Good Oxide Growth Processes

- Start with removing wafers from storage
- Clean wafers  
(cleaning processes depends on previous processing)
- Load wafers into boat in Laminar Flow Hood  
(reduces particle contamination)
- Boat pushed slowly into furnace
- After time/temperature/gas cycle wafers removed
- Most important factor: Prevention of wafer contamination




Figure 7.15 Tube furnace.

## Handling Wafers

- Wafers kept in a cassette (up to 25 wafers)
- Old handling: wafer tweezers  
could damage wafers, carry dirt
- Modern: Vacuum tweezers, pencils or wands  
clean, less damage  
but more likely to drop






Figure 7.21 Manual wafer handling devices. (a) Vacuum pickup; (b) limited grasp tweezer; (c) flip transfer boats.



## Standard RCA Cleaning Process

- Standard clean of wafers before any hot process
- Not possible after any metal level depositions
- Process different for initial pre-oxidation, and post oxidation

### Chemicals & RCA Clean

- Always use Deionized (DI) Water
- Use Electronic Grade Chemicals
- 27% NH<sub>4</sub>OH (Ammonium Hydroxide)
- 30% unstabilized H<sub>2</sub>O<sub>2</sub> (Hydrogen Peroxide)
- 49% HF (Hydrofluoric Acid)
- 30% HCl (Hydrochloric Acid)

Step	Procedure	Temp.(°C)	Time (S)	Purpose
1	12 parts H <sub>2</sub> O 2 parts NH <sub>4</sub> OH 3 parts H <sub>2</sub> O <sub>2</sub>	80±5	600	Organic/ Metal Removal
2	Deionized water quench	RT	>120	Rinse
3	10 parts H <sub>2</sub> O 1 part HF *(100 part H <sub>2</sub> O for post oxidation)	RT	30	Si surface removal
4	Deionized water quench	RT	>120	Rinse
5	14 parts H <sub>2</sub> O 2 parts HCl 3 parts H <sub>2</sub> O <sub>2</sub>	80±5	600	Heavy Metal Removal
6	Deionized water cascade rinse (3 rinses)	RT	300 each	Rinse
7	Spin Dry			
8	N <sub>2</sub> blow dry			



## Cascade Rinse

- Rinse in DI water to remove contaminants
- DI water production limited, so must control use
- Cascade 3 level final rinse
- Place wafers in lower level (twice used water)
- Move to 2nd level (once used water)
- Top level final clean




Figure 7.28 Three-stage cascade rinser.

## Spin Dry

- Spin wafer to remove water
- Spin up wafer to 1000 rpm
- Removes water
- Some left on back of wafer
- Blow with high speed N<sub>2</sub> to remove






Figure 7.30 Spin rinse dryer styles. (a) Multiboat; (b) single boat axial.

## Wafers Loading

- Wafers loaded into quartz boats
- Loading done in Laminar Flow Hoods
- Wafer loading depends on style of boat
- Most common Cradle type (used here)
- Wafers perpendicular to gas flow – get high density
- Slotted has wafers parallel to gas flow
- Flat/slab has wafers lying flat – usually done for CVD process



**Figure 7.20** Wafer boat styles. (a) Flat or slab; (b) slotted flat; (c) cradle; (d) slotted cradle boats on paddle.

## Wafers in Boat in Oxidation Furnace

- Generally loading from back to front
- Start with some trailing buffer wafers -makes flow more uniform
- Then add process wafers must be straight in quartz boat
- Watch for wafers sticking in boat slots
- Note location of specific wafers in boat
- Wafer thickness and uniformity depends on position
- Add monitor wafers for future film measurements
- Usually have several monitor wafers – some get other processes
- Have one monitor that only sees this process
- Add leading buffer wafers to make flow uniform at process area





Fig. 25 (a) Wafers in an angle-slotted quartz boat. (b) Wheeled carrier. Courtesy of QBI, Inc.

## Oxidation Furnace

- Furnace is at elevated temperature
- Wafers loaded slowly into furnace to prevent thermal shock
- Manual loading for oxide growth load at lower T than oxidation
- Production fabs use autoloaders that move wafers in very slowly
- Then can load furnace at oxidation temp
- Problem for research labs – auto loader is as big as furnace




Fig. 13 Schematic representation of a commercial high pressure oxidation system. Courtesy of Gasonics, Inc.).



### 3 Zone Oxidation Furnace

- Furnace have 3 heat zones
- Each heat zone separately controlled heating coils
- Temperature of outer zones adjusted to keep central zone flat T.




Figure 7.14 Cross section of three-zone tube furnace.

## Furnace Temperature Programs

- Furnaces under computer control
- Load wafers below 800°C
- Ramp up temperature to oxidation level  
rate limited by power of furnace
- Temp. flat during oxidation
- Cool down ramp, limited by cool rate
- Problem – takes long time to ramp up and down
- Hence production Fabs load more slowly at oxidation temp




Figure 7.16 Temperature levels during oxidation.

## Gas Flow in Oxidation Furnace

- Nitrogen atmosphere during ramp up and ramp down
- Little oxide growth them, keeps system clean
- During oxidation add Oxygen or steam
- Oxygen in Gas form
- Steam produced by Bubbler
  - DI water in heater near 100°C
- Oxygen bubbled through bubbler

Cycle	Gas	Purpose
1.	Nitrogen	Temperature Stabilization in an Inert Atmosphere
2.	Oxygen or Water Vapor	Oxide Growth
3.	Nitrogen	Stop Oxidation and Removal of Wafers in an Inert Atmosphere

Figure 7.31 Oxidation process cycles.




Figure 7.17 Bubbler water vapor source.

## Measuring Oxide thickness with Color Chart

- Rough measure of wafer by color appearance
- Optical interference in oxide selects colors
- Colors repeat in 1/2 wavelength of light in film
- Derived by Riezman and Van Gelder (1967)
- Accurate to  $\pm 2.5$  nm
- Tyger measurement system in lab uses similar interference  
Works on non-absorbing films.

Table 8. COLOR CHART FOR THERMALLY GROWN  $\text{SiO}_2$  FILMS OBSERVED PERPENDICULARLY UNDER DAYLIGHT FLUORESCENT LIGHTING<sup>65</sup>

Film Thickness ( $\mu\text{m}$ )	Color and Comments	Film Thickness ( $\mu\text{m}$ )	Color and Comments
0.05	Tan	0.63	Violet red
0.07	Brown	0.68	"Bluish" (Not blue but borderline between violet and blue green. It appears more like a mixture between violet red and blue green and looks grayish)
0.10	Dark violet to red violet	0.72	Blue green to green (quite broad)
0.12	Royal blue	0.77	"Yellowish"
0.15	Light blue to metallic blue	0.80	Orange (rather broad for orange)
0.17	Metallic to very light yellow green	0.82	Salmon
0.20	Light gold or yellow—slightly metallic	0.85	Dull, light red violet
0.22	Gold with slight yellow orange	0.86	Violet
0.25	Orange to melon	0.87	Blue violet
0.27	Red violet	0.89	Blue
0.30	Blue to violet blue	0.92	Blue green
0.31	Blue	0.95	Dull yellow green
0.32	Blue to blue green	0.97	Yellow to "yellowish"
0.34	Light green	0.99	Orange
0.35	Green to yellow green	1.00	Carnation pink
0.36	Yellow green	1.02	Violet red
0.37	Green yellow	1.05	Red violet
0.39	Yellow	1.06	Violet
0.41	Light orange	1.07	Blue violet
0.42	Carnation pink	1.10	Green
0.44	Violet red	1.11	Yellow green
0.46	Red violet	1.12	Green
0.47	Violet	1.18	Violet
0.48	Blue violet	1.19	Red violet
0.49	Blue	1.21	Violet red
0.50	Blue green	1.24	Carnation pink to salmon
0.52	Green (broad)	1.25	Orange
0.54	Yellow green	1.28	"Yellowish"
0.56	Green yellow	1.32	Sky blue to green blue
0.57	Yellow to "yellowish" (not yellow but is in the position where yellow is to be expected. At times it appears to be light creamy gray or metallic)	1.40	Orange
0.58	Light orange or yellow to pink borderline	1.45	Violet
0.60	Carnation pink	1.46	Blue violet
		1.50	Blue
		1.54	Dull yellow green

## Oxide Thickness Colour Chart

- Good charts at <http://fabweb.ece.uiuc.edu/gt/gt/gt7.aspx> and [http://www.htelabs.com/appnotes/sio2\\_color\\_chart\\_thermal\\_silicon\\_dioxide.htm](http://www.htelabs.com/appnotes/sio2_color_chart_thermal_silicon_dioxide.htm) for > 1um thickness

Film Thickness (Å)	Color of Film (those shown are only indicative)
500	tan
700	brown
1000	dark violet to red violet
1200	royal blue
1500	light blue to metallic blue
1700	metallic to very light yellow-green
2000	light gold or yellow - slightly metallic
2200	gold with slight yellow-orange
2500	orange to melon
2700	red-violet
3000	blue to violet-blue
3100	blue
3200	blue to blue-green
3400	light green
3500	green to yellow-green
3600	yellow-green
3700	green-yellow
3900	yellow
4100	light orange
4200	carnation pink
4400	violet-red
4600	red-violet
4700	violet
4800	blue-violet
4900	blue
5000	blue-green
5200	green
5400	yellow-green
5600	green-yellow
5700	yellow to "yellowish" (at times appears light gray or metallic)
5800	light orange or yellow to pink
6000	carnation pink
6300	violet-red
6800	"bluish" (appears between violet-red and blue-green - overall looks grayish)
7200	blue-green to green
7700	"yellowish"
8000	orange
8200	salmon
8500	dull light red-violet
8600	violet
8700	blue-violet
8900	blue
9200	blue-green
9500	dull yellow-green
9700	yellow to "yellowish"
9900	orange

*The color table is a subjective table based on vertical viewing under fluorescent light.*



## Ellipsometry Film Measurement

- Non destructive optical measurement of transparent films
- Uses change of state of light polarization when reflected at angle from film
- Use lasers as light source
- Complicated calculations now done automatically
- Problem: Telling order of  $1/2$  wavelengths  
Need two measurements for that
- Index of refraction of oxide typically 1.45
- Alternative: profile measurement of thickness after etching





Fig. 30 Automated ellipsometer measuring system. Courtesy of Gaertner Scientific Corporation.

## Thermal Oxidation Theory

- Consider a Si wafer with a surface oxide of thickness  $x_0$  in an oxidizing gas at some temperature T
- $N_G$  = Density of oxidant in the gas
- Three operations occur in oxidation:
  - Oxidant flows in at gas/oxide interface with flux  $j_1(x_0)$
  - Oxidant diffuses through oxide with flux  $j_2(x)$   
 $x$  = distance above Si surface
  - Oxidant consumed by reaction at Si/oxide interface  $j_3(x=0)$



**Figure 3-16** Oxidation of silicon, showing concentration of oxidant as a function of distance from *Si-SiO<sub>2</sub> interface*

## Thermal Oxidation Theory

### Flow at gas/SiO<sub>2</sub> Surface: $j_1$

- Flux is atoms/molecules passing given surface per unit time (units atoms/cm<sup>2</sup>sec)
- Oxidant declines from gas level  $N_G$  to SiO<sub>2</sub> surface due to flux into oxide
- Flux flow a mass transport process
- At oxide surface ( $x = x_0$ ) the flux into the oxide is

$$j_1 = h[N_G - N(x_0)]$$

where  $h$  = mass transfer coefficient or proportionality constant

$N(x_0)$  = oxidant concentration at SiO<sub>2</sub> surface

- $h$  is related to diffusion of oxidant from gas to oxide and thickness of slow moving gas layer at surface

### Within oxide ( $0 \ll x \ll x_0$ ): $j_2$

- Oxidant flow decreases linearly from the surface level

$$j_2(x) = D \frac{N(x_0) - N(0)}{x_0}$$

where  $D$  = Diffusion coefficient of oxidant in SiO<sub>2</sub>

$N(0)$  = oxidant concentration at Si surface

- Related to Fick's diffusion law

### Reaction of Oxide at Si Surface: $j_3$

- Reaction Rate of oxide in Si surface

$$j_3(x_0) = k_s N(0)$$

where  $k_s$  = reaction rate constant

### Relating Flux at Interfaces

- Oxidant is consumed only at Si: Thus under steady state

$$j_1 = j_2 = j_3$$

- Thus solving for the oxidant concentration at 0 and  $x_0$

$$N(0) = \frac{N_G}{1 + \frac{k_s}{h} + \frac{k_s x_0}{D}}$$

$$N(x_0) = \frac{N_G \left( 1 + \frac{k_s x_0}{D} \right)}{1 + \frac{k_s}{h} + \frac{k_s x_0}{D}}$$

- Growth of oxide thickness is related to reaction rate by

$$\frac{dx_0}{dt} = \frac{k_s N(0)}{\gamma}$$

where  $\gamma$  = no. of oxidant molecules used per unit oxide volume

$$\gamma = 2.2 \times 10^{22} \text{ cm}^{-2} \text{ for O}_2 \text{ (Dry oxidation)}$$

$$\gamma = 4.4 \times 10^{22} \text{ cm}^{-2} \text{ for H}_2\text{O (Wet oxidation)}$$

## Thermal Oxidation Solutions: Grove's Law

- Combining this with N(0) formula

$$\gamma \frac{dx_0}{dt} = \frac{k_s N_G}{1 + \frac{k_s}{h} + \frac{k_s x_0}{D}}$$

- Deal and Grove (1965) solved this assuming  $x_0(t=0) = x_i$

$$x_0^2 + Ax_0 = B(t + \tau)$$

with

$$A = 2D \left( \frac{1}{k_s} + \frac{1}{h} \right)$$

$$B = \frac{2DN_G}{\gamma}$$

$$\tau = \frac{x_i^2 + Ax_i}{B}$$

- Thus start with film  $x_i$  which is defined to have taken time  $\tau$  and grow for additional time  $t_2$  then get film thickness of

$$x_0(t_2 + \tau)$$

- ie: Result same as growing the film continuously for time  $t = t_2 + \tau$
- Does not matter which oxidation process used for  $x_i$  time used is calculated for the process of the new growth not for process used to actually grow oxide
- Then solve the quadratic equation for  $x_0$ , using A, B &  $\tau$
- Dry oxidation has an initial  $\tau$  at  $t=0$  while wet oxide does not



## Thermal Oxidation Regions

- Two main Regions

### Linear Rate Constant

- When start growth limited by reaction rate when

$$(t + \tau) \ll \frac{A^2}{4B}$$

$$x_0 \cong \frac{B}{A}(t + \tau)$$

### Parabolic Rate Constant

- Reaction is limited by diffusion mass transport when

$$(t + \tau) \gg \frac{A^2}{4B}$$

$$x_0^2 \cong B(t + \tau)$$




Fig. 5 The temperature dependence of the parabolic rate constant for dry and wet oxidations<sup>3</sup>. Reprinted with permission of the American Physical Society.

## Changes of Oxidation Rate Constants

- Reaction rate  $k_s$  only depends on Si-Si bond
- Thus linear rate coefficient is

$$\frac{B}{A} = \frac{k_s h}{k_s + h} \left( \frac{N_G}{\gamma} \right) \approx k_s \left( \frac{N_G}{\gamma} \right)$$

- $h$  experimentally has small effect
- Parabolic rate coefficient follows an Arrhenius equation
- Assumes molecules must exceed an activation energy for reaction

$$B = B_0 \exp\left(\frac{E_a}{kT}\right)$$

where  $T$  = absolute temperature (K)

$E_a$  = activation energy (eV)

$k$  = Boltzman's constant =  $1.38 \times 10^{-23}$  J/K =  $8.62 \times 10^{-5}$  eV/K

**Table 3. RATE CONSTANTS FOR WET OXIDATION OF SILICON<sup>3</sup>**

Oxidation temperature (°C)	A (μm)	Parabolic Rate Constant		Linear rate constant	
		B (μm <sup>2</sup> /hr)		B /A (μm /hr)	τ (hr)
1200	0.05	0.720		14.40	0
1100	0.11	0.510		4.64	0
1000	0.226	0.287		1.27	0
920	0.50	0.203		0.406	0

**Table 4. RATE CONSTANTS FOR DRY OXIDATION OF SILICON<sup>3</sup>**

Oxidation temperature (°C)	A (μm)	Parabolic Rate Constant		Linear rate constant	
		B (μm <sup>2</sup> /hr)		B /A (μm /hr)	τ (hr)
1200	0.040	0.045		1.12	0.027
1100	0.090	0.027		0.30	0.067
1000	0.165	0.0117		0.071	0.37
920	0.235	0.0049		0.0208	1.40
800	0.370	0.0011		0.0030	9.0
700	...	...		0.00026	81.0

## Parabolic Rate Constants

- For Arrhenius plot Parabolic rate vs  $1000/T$
- Shows activation energy lower for wet oxidation (0.71 eV) than for dry (1.24 eV)
- Linear parameter plot  $E_a = 1.92\text{eV}$




Fig. 5 The temperature dependence of the parabolic rate constant for dry and wet oxidations<sup>3</sup>. Reprinted with permission of the American Physical Society.




Fig. 6 The temperature dependence of the linear rate constant for dry and wet oxidation<sup>3</sup>. Reprinted with permission of the American Physical Society.

## Trapped Charge in Oxide Films

- Trapped charge in dielectric films very important
- Has large effect on device behaviour, especially MOSFET's
- Trapped charge creates part of Gate Threshold Voltage
- Reason why MOSFET technology very process sensitive
- Trapped charges from 4 main sources

### Interface Charge $Q_{it}$

- Located directly at Si-SiO<sub>2</sub> interface
- Caused by structural Si defects from oxidation  
metallic impurities or bond breaking at interface
- Removed by low temp. anneal: 450°C for 30 min
- $Q_{it} \sim 10^{10}$  charges/cm<sup>2</sup>

### Fixed Oxide Charge $Q_f$

- $Q_f$  usually positive
- In oxide within 3.5 nm of Si-SiO<sub>2</sub> interface
- Caused by oxidation: depends on temperature & cooling rate
- Slow cooling: low fixed charge
- Not removable after formation (hence fixed charge)  
must compensate with dopants
- $Q_f \sim 10^{10} - 10^{12}$  charges/cm<sup>2</sup>




Fig. 15 Standardized terminology for oxide charges

## Trap Charge in Oxide film Con'd

### Mobile Ionic Charge $Q_m$

- $Q_m$  from highly mobile ions of impurities
- Worse are sodium, potassium and lithium (positive charges)
- Ions move in oxide at room temp.
- $Q_m \sim 10^{10} - 10^{12}$  charges/cm<sup>2</sup>
- Most dangerous to devices: must control impurities

### Oxide Trapped Charge $Q_{ot}$

- $Q_{ot}$  either positive or negative
- Defects in oxide from radiation, static charges
- $Q_{it} \sim 10^9 - 10^{13}$  charges/cm<sup>2</sup>




Fig. 20 Oxide fixed charge density and interface trap density as a function of the silicon orientation<sup>49</sup>. Reprinted with permission of the American Physical Society.

## Measurement of Trapped Charges

- Measurement of trapped charge very important for Mosfets
- Done by making a metal/oxide/Si capacitor
- Measure variation of capacitance with applied voltage
- Called C-V curves (see Campbell 4.5)




Fig. 21 High frequency C-V curves showing the effect of the presence of a positive oxide charge.<sup>48</sup> Reprinted with permission of the publisher, the Electrochemical Society.

