# Table of Contents

Chapter 1 Silicon on Insulator (SOI) Micromachining Process

1.1 Introduction ............................................................................................................... 1
1.2 Process Overview ...................................................................................................... 3

Chapter 2 SOIMUMPs Design Rules and Considerations

2.1 Introduction ............................................................................................................... 8
2.2 Design Rules ............................................................................................................. 9
2.3 Level to Level Overlay Rules ................................................................................... 10
2.4 Beyond the Design Rules ......................................................................................... 13
2.5 Film Parameters ........................................................................................................ 18
2.6 Layout Requirements ............................................................................................... 18
2.7 Layout Submission .................................................................................................... 20
Chapter 1
Silicon on Insulator (SOI) Micromachining Process

1.1 Introduction

The Multi-User MEMS Processes, or MUMP®s, is a commercial program that provides cost-effective, proof-of-concept MEMS fabrication to industry, universities, and government worldwide. JDS Uniphase offers three standard processes as part of the MUMP® program: PolyMUMP®, a three-layer polysilicon surface micromachining process; MetalMUMP®, an electroplated nickel process; and SOIMUMPs®, a silicon-on-insulator micromachining process.

The following is a general process description and user guide for SOIMUMPs®, which is designed for general-purpose micromachining of Silicon-on-Insulator (SOI) structures. Chapter 1 of this document explains the process step-by-step, while Chapter 2 outlines the design rules for the process.

Though this document is geared toward designers who do not have a strong background in microfabrication, it contains information that is useful to all MUMP® users. Regardless of the level of the designer, we strongly recommend all users of SOIMUMPs review this document prior to submitting a design.
Figure 1.1 is a cross section of the silicon-on-insulator micromachining SOIMUMPs process. This process has the following general features:

1. A silicon-on-insulator (SOI) wafer is used as the starting substrate. This wafer has the following layer thicknesses:
   - Silicon thickness: 10 ± 1 µm
   - Oxide thickness: 1 ± 0.05 µm
   - Handle wafer (Substrate) thickness: 400 ± 5 µm

2. The Silicon layer is doped and patterned and etched down to the Oxide layer. This layer can be used for mechanical structures, resistor structures, and/or electrical routing.

3. The Substrate can be patterned and etched from the “bottom” side to the Oxide layer. This allows for through-hole structures.

4. A shadow-masked metal process is used to provide coarse Metal features such as bond pads, electrical routing, and optical mirror surfaces.

The process is designed to be as general as possible, and to be capable of supporting many different designs on a single silicon wafer. Since the process was not optimized with the purpose of fabricating any one specific device, the thickness of the layers were chosen to suit most users, and the design rules were chosen conservatively to guarantee the highest yield possible.
1.2 Process Overview

The SOIMUMPs process is a simple 3-mask level SOI patterning and etching process derived from work performed at the JDS Uniphase MEMS Business Unit (formerly Cronos Integrated Microsystems and the MCNC MEMS Technology Applications Center). A version of this process flow was originally developed for the fabrication of MEMS variable optical attenuator (VOA) devices based on a patented thermal actuator technology. The process flow described below is designed to introduce users to this micromachining process. The text is supplemented by drawings that show the process flow in the context of building a JDS Uniphase patented thermal actuator.

The process begins with 100 mm n-type double-side polished silicon on insulator wafers. These wafers consist of a 10 µm Silicon layer, a 1 µm Oxide layer, and a 400 µm Substrate layer. A Bottom Side Oxide layer that is slightly thinner than the Oxide layer is also present on the bottom side of the Substrate layer (Figure 1.2). The top surface of the Silicon layer is doped by depositing a phosphosilicate glass (PSG) layer and annealing at 1050°C for 1 hour in Argon (Figure 1.3). This PSG layer is then removed via wet chemical etching.

The Silicon is lithographically patterned with the first mask level, SOI, and deep reactive ion etched (DRIE) (Figure 1.4). This etch is performed using inductively coupled plasma (ICP) technology, and a special SOI recipe is used to virtually eliminate any undercutting of the Silicon layer when the etch reaches the Oxide.

Next, a frontside protection material is applied to the top surface of the Silicon layer. The wafers are then reversed, and the Substrate layer is lithographically patterned from the bottom side using the second mask level, TRENCH. This pattern is then reactive ion etched (RIE) into the Bottom Side Oxide layer. A DRIE silicon etch is subsequently used to etch these features completely through the Substrate layer. A wet oxide etch process is then used to remove the Oxide layer in the regions defined by the TRENCH mask (Figure 1.5). The frontside protection material is then stripped in a dry etch process. This “releases” any mechanical structures in the Silicon layer that are located over through-holes defined in the Substrate layer. The remaining “exposed” Oxide layer is removed from the wafers using a vapor HF process to minimize stiction. The exposed Oxide layer is removed to allow for electrical contact to the Substrate and to provide an undercut in the oxide layer that will prevent metal shorts between the Silicon layer and the Substrate layer. (Figure 1.6)

The Metal layer, consisting of 50nm Cr+ 600nm Au, is deposited and patterned using a shadow masking technique. The shadow mask is prepared from a separate double side polished silicon wafer. “Standoffs” are incorporated into the side of the shadow mask that will contact the SOI wafer, to avoid any contact with patterned features in the Silicon layer. The shadow mask is then patterned with the METAL mask, and through holes are DRIE etched (Figure 1.7). The shadow mask is then aligned and temporarily bonded to the SOI wafer, and the Metal is e-beam evaporated. Metal is deposited on the top surface of the Silicon layer only in the through hole regions of the shadow mask (Figure 1.8). After evaporation, the shadow mask is removed, leaving a patterned Metal layer on the SOI wafer (Figure 1.9).

The wafers are then diced using a scribe and break method, sorted and shipped to the SOIMUMPs user.

The following pages provide a graphical representation of the process steps.
Starting Substrate - SOI Wafer

FIGURE 1.2. The SOI wafers consist of a 10\(\mu\)m Silicon layer, a 1\(\mu\)m Oxide layer, and a 400\(\mu\)m Substrate layer. A Bottom Side Oxide layer is also initially present on the wafers.

Silicon Doping

FIGURE 1.3. A phosphosilicate glass layer (PSG) is deposited, and the wafers are annealed at 1050\(^\circ\)C for 1 hour in Argon to drive the phosphorous dopant into the top surface of the Silicon layer. The PSG layer is subsequently removed using wet chemical etching.
Silicon Patterning

FIGURE 1.4. The wafers are coated with UV-sensitive photoresist and lithographically patterned by exposing the photoresist to UV light through the first level mask (SOI), and then developing it. The photoresist in exposed areas is removed, leaving behind a patterned photoresist mask for etching. Deep reactive ion etching (DRIE) is used to etch the Silicon down to the Oxide layer. After etching, the photoresist is chemically stripped.

Substrate Patterning

FIGURE 1.5. A frontside protection material is applied to the top surface of the patterned Silicon layer. The bottom side of the wafers are coated with photoresist and the second level (TRENCH) is lithographically patterned. Reactive ion etching (RIE) is used to remove the Bottom Side Oxide layer. A DRIE silicon etch is subsequently used to etch completely through the Substrate layer, stopping on the Oxide layer. After the etch is completed, the photoresist is removed. A wet oxide etch process is then used to remove the Oxide layer in the regions defined by the TRENCH mask.
"Release"– Protection layer and Oxide layer removal

FIGURE 1.6. The frontside protection material is then stripped using a dry etch process. The remaining “exposed” Oxide layer is removed from the top surface using a vapor HF process. This allows for an electrical contact to the Substrate layer, and provides an undercut of the Oxide layer.

Metal Shadow Mask Fabrication

FIGURE 1.7. A separate silicon wafer is used to fabricate a shadow mask for the Metal pattern. Standoffs are pre-fabricated into the shadow mask so that the shadow mask does not come into contact with patterned features in the Silicon layer of the SOI wafer. The shadow mask wafers are then coated with photoresist and the third level (METAL) is lithographically patterned. DRIE silicon etching is used to etch completely through the shadow mask wafer, producing through holes for the Metal to be evaporated. After the etch is completed, the photoresist is removed.
Shadow Mask Bonding and Metal Deposition

FIGURE 1.8. The shadow mask is aligned and temporarily bonded to the SOI wafer. The Metal layer, consisting of 50nm Cr + 600nm Au, is deposited through the shadow mask.

Shadow Mask Removal

FIGURE 1.9. The shadow mask is removed, leaving a patterned Metal layer on the SOI wafer.
2.1 Introduction

The purpose of the design rules is to ensure the greatest possibility of successful fabrication. The rules have evolved through process development and the experience of the JDS Uniphase MEMS staff. The design rules are a set of requirements that are defined by the limits of the process (i.e. the stable process window) that in turn are defined by the capabilities of the individual process steps. In general, minimum design rules are defined by the resolution and alignment capabilities of the lithography and resolution and uniformity of the etching systems. This section of the document describes the design rules that exist for the SOIMUMPs micromachining process.

Design rules in the document define the minimum feature sizes and spaces for all levels and overlay accuracies between relevant levels. The minimum line widths and spaces are mandatory rules. Mandatory rules are given to ensure that all layouts will remain compatible with JDS Uniphase MEMS’ lithographic and etch process tolerances. Violation of minimum line/space rules will result in missing, undersized, oversized or fused features. Please note: The minimum geometry allowed should not be confused with the nominal geometry a designer uses. Minimum geometries should only be used where absolutely necessary. When size is not an issue, the feature should be designed larger than the minimum allowed value.

Finally, there are a few things to keep in mind regarding naming conventions. Lithography levels (i.e. names for each masking level) will be written in upper case. When referring to a specific layer of material the material will be typed in lower case with the first letter capitalized. For example SOI refers to the masking level for patterning the
Silicon layer (Silicon). Table 2.1 outlines the material layer names, thicknesses and the lithography levels associated with those layers.

<table>
<thead>
<tr>
<th>Material Layer</th>
<th>Thickness (µm)</th>
<th>Lithography Level Name</th>
<th>Lithography Level Purpose</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>Silicon</td>
<td>10.0</td>
<td>SOI</td>
<td>Define structures in Silicon layer of SOI wafer</td>
<td></td>
</tr>
<tr>
<td>Oxide</td>
<td>1.0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Substrate</td>
<td>400</td>
<td>TRENCH</td>
<td>Define through-hole structures in Substrate layer of SOI wafer</td>
<td></td>
</tr>
<tr>
<td>Metal</td>
<td>0.65</td>
<td>METAL</td>
<td>Pattern through holes in shadow mask. The shadow mask is then bonded to the SOI wafer so that a patterned Metal layer is achieved when the Metal is deposited.</td>
<td>50nm Cr + 600nm Au</td>
</tr>
</tbody>
</table>

TABLE 2.1. Layer names, thicknesses and lithography levels

2.2 Design Rules

Table 2.2 lists the cross-reference between the JDS Uniphase MEMS’ descriptive name, the CIF name and the GDS level number. These are the level names and numbers referred to in the process guide and in any communications you may have with JDS Uniphase MEMS’ layout support. Please adopt this naming scheme on your own layout system to minimize confusion when you transfer your data file to JDS Uniphase MEMS for fabrication. The table also lists the associated design rules for that level. These are mandatory rules. Explanations for these rules are discussed in the following sections.

<table>
<thead>
<tr>
<th>Mnemonic level name</th>
<th>CIF level name</th>
<th>GDS level number</th>
<th>Min. feature (µm)</th>
<th>Min. space (µm)</th>
<th>Max. feature length (µm)</th>
<th>Max. patterned (etched) area</th>
</tr>
</thead>
<tbody>
<tr>
<td>SOI</td>
<td>SOI</td>
<td>10</td>
<td>2*</td>
<td>2*</td>
<td>Unlimited for width &gt;6µm</td>
<td>33 mm²</td>
</tr>
<tr>
<td>TRENCH</td>
<td>TRCH</td>
<td>20</td>
<td>200</td>
<td>200</td>
<td>5000</td>
<td>20 mm²</td>
</tr>
<tr>
<td>METAL</td>
<td>METL</td>
<td>30</td>
<td>100</td>
<td>100</td>
<td>5000</td>
<td>20 mm²</td>
</tr>
</tbody>
</table>

TABLE 2.2. JDS Uniphase MEMS level name, CIF and GDSII™ level designation, and associated design rules. See following sections for explanation of design rules.

It should be noted that the photo masking process used by JDS Uniphase MEMS is capable of rendering arcs and non-rectangular polygons. You are welcome and encouraged to include non-Manhattan geometries as part of your submission. Keep in mind, however, that the masks are printed with a 0.25 µm spot size and all features are limited by this registration. To minimize vertex snapping errors in the fracturing of the data, please use a 0.25 micron grid in layout and avoid rotating cells.

*Due to pixelation of the 0.25 um resolution photomasks, features and spaces that are drawn on non-orthogonal axes may not print on the wafer at the nominal sizes. In the case of closely spaced SOI features, this can lead to bridging between the features or abnormally small spaces. To minimize the possibility of bridging, it is recommended that for non-orthogonal features, designers default to a 3µm nominal line/space rule for the SOI level rather than the 2µm minimum values.
2.2.1 Maximum Feature Length – SOI Level
Table 2.2 indicates that there is no maximum length for features patterned using the SOI layer, as long as those features have a width that is greater than 6\( \mu \)m. Silicon features patterned using the SOI layer that are less than 6\( \mu \)m may be “released” from the Substrate due to the undercutting of the Oxide layer during the HF vapor removal of the exposed Oxide regions. (See section 2.4.2 “Silicon Layer Release and Anchor).

“Long” released Silicon structures have a tendency to curl out of plane due to the intrinsic stresses in the Silicon layer, and the surface stress caused by the doping process. The amount of out-of-plane distortion will depend on the length and design of the released structures. For example, 2\( \mu \)m Silicon beams that are anchored at one end will curl out-of-plane to a greater degree than 2\( \mu \)m Silicon beams that are anchored at both ends. To minimize these effects, an initial conservative guideline for SOI patterns that are less than 6\( \mu \)m in width, is to use a maximum length of 100\( \mu \)m if the structure is anchored at one end only and 500\( \mu \)m if the structure is anchored at two (or more) ends. JDS Uniphase MEMS will continue to analyze this effect, and will update these guidelines as additional data is collected.

2.2.2 Maximum Feature Length – TRENCH and METAL Levels
The maximum feature length rule in Table 2.2 for the TRENCH and METAL levels is intended to ensure the sturdiness of the SOI wafer and Shadow Mask wafer substrates following the DRIE etching processes. Features longer than the maximum values could compromise the mechanical integrity of the substrates, leading to chip or wafer breakage.

2.2.3 Maximum Patterned Area
The uniformity of the DRIE etching processes are strongly dependent upon feature size and the amount of silicon area that is etched. In order to minimize non-uniformities, and to ensure that the pattern from one chip design does not influence the etch results of a neighboring chip design, we require that the total area of silicon that is etched (as defined by the relevant mask pattern) be constrained as follows:

<table>
<thead>
<tr>
<th>Mask Layer</th>
<th>Rule</th>
</tr>
</thead>
<tbody>
<tr>
<td>SOI Mask Layer</td>
<td>Area of Silicon etched &lt; 33mm(^2) (33% of Chip Area)</td>
</tr>
<tr>
<td>TRENCH Mask Layer</td>
<td>Area of Substrate etched &lt; 20mm(^2) (20% of Chip Area)</td>
</tr>
<tr>
<td>METAL Mask Layer</td>
<td>Area of Shadow Mask Silicon etched &lt; 20mm(^2) (20% of Chip Area)</td>
</tr>
</tbody>
</table>

2.3 Level to Level Overlay Rules
In the SOIMUMPs process, both the TRENCH and METAL mask levels are intended for producing coarse features where tight alignment tolerances are not required. In the fabrication process, both the TRENCH and METAL levels are aligned to the SOI mask level. Table 2.3 summarizes the overlay tolerances between these mask levels, and the following sections explain these values.

<table>
<thead>
<tr>
<th>Layer Combination</th>
<th>Center to Center Overlay Tolerance (( \mu )m)</th>
<th>Edge to Edge Bias (( \mu )m)</th>
</tr>
</thead>
<tbody>
<tr>
<td>TRENCH to SOI</td>
<td>± 5</td>
<td>&lt; 50</td>
</tr>
<tr>
<td>METAL to SOI</td>
<td>± 20</td>
<td>± 25</td>
</tr>
</tbody>
</table>

TABLE 2.3. Level to Level Overlay Rules
2.3.1 TRENCH to SOI Overlay

Figure 2.3.1 illustrates the TRENCH to SOI overlay tolerances described in Table 2.3. The “Center to Center” overlay tolerance accounts for the bottom side to top side lithography alignment between the TRENCH and SOI mask levels. The TRENCH to SOI “Edge to Edge” bias accounts for the etch profile of the through holes in the Substrate layer and the “blow-out” of the etch profile at the Substrate – Oxide interface.

FIGURE 2.3.1. Illustration of the TRENCH to SOI overlay tolerances given in Table 2.3
2.3.2 METAL to SOI Overlay

Figure 2.3.2 illustrates the METAL to SOI overlay tolerances described in Table 2.3. The “Center to Center” overlay tolerance accounts for the wafer to wafer bonding alignment between the shadow mask and the SOI wafer. The METAL to SOI “Edge to Edge” bias accounts for the etch profile of the through holes in the Shadow Mask and the dispersion of the Metal layer as it is deposited through the shadow mask onto the SOI wafer.

**Figure 2.3.2** Illustration of the METAL to SOI overlay tolerances given in Table 2.3

<table>
<thead>
<tr>
<th>Layer</th>
<th>Color</th>
</tr>
</thead>
<tbody>
<tr>
<td>Silicon</td>
<td>Red</td>
</tr>
<tr>
<td>Substrate</td>
<td>Blue</td>
</tr>
<tr>
<td>Bottom Oxide</td>
<td>Green</td>
</tr>
<tr>
<td>Shadow Mask</td>
<td>Gray</td>
</tr>
<tr>
<td>Oxide</td>
<td>Black</td>
</tr>
<tr>
<td>Metal</td>
<td>Purple</td>
</tr>
<tr>
<td>PSG (dopant)</td>
<td>Yellow</td>
</tr>
<tr>
<td>Frontside Protection Material</td>
<td>Light Yellow</td>
</tr>
</tbody>
</table>
2.4 Beyond the Design Rules

Section 2.4 is highly recommended reading for any SOIMUMPs user, novice or experienced. It includes information that will optimize your SOIMUMPs design for success, and should prevent several common design errors.

2.4.1 Layout convention

The following convention used by the SOIMUMPs processes in defining mask levels: For the SOI level the mask is light field. For this level, draw (i.e. digitize) the feature you want to keep. The TRENCH and METAL levels are dark field. For the Trench, draw the trench you want to etch and for the Metal, draw where you want Metal. It is imperative that these conventions be followed for your devices to be fabricated correctly.

2.4.2 Silicon Layer Release and Anchor

In the MUMPs SOI process, the “release” of structures in the Silicon layer is accomplished by placing the structures to be released over a TRENCH feature in the substrate. Following the DRIE etch to remove the Substrate in the TRENCH features, the Oxide layer is wet-etched, thus freeing any structures in the Silicon layer that are placed over the TRENCH. The protective material is then removed from the frontside, and the remaining “exposed” Oxide layer is removed using an HF vapor process. (see Section 1.2).

However, the HF vapor etch of the Oxide layer also results in a lateral undercut of the Silicon layer. As a result, a length of about 1.8-2.0µm of Oxide is removed from below any exposed Silicon feature edges, including features that are not placed over a TRENCH structure, as shown in Figure 2.4.2.

FIGURE 2.4.2  SEM images showing the undercut of the Silicon layer after HF vapor etching of the exposed Oxide layer. The amount of undercut is about 1.8µm per side.
To ensure anchoring of Silicon features to the substrate, the SOI feature size should be greater than 10µm on a side, and should be placed greater than 50µm from the edge of a TRENCH feature (to account for the DRIE etch profile and bias illustrated in Figure 2.3.1). These rules are summarized in Table 2.4.

<table>
<thead>
<tr>
<th>Desired Effect</th>
<th>SOI to TRENCH Relationship</th>
<th>SOI Feature Size</th>
</tr>
</thead>
<tbody>
<tr>
<td>Release of Silicon Structure</td>
<td>SOI feature enclosed by TRENCH</td>
<td>&lt; TRENCH size</td>
</tr>
<tr>
<td>Anchoring of Silicon Structure to Substrate</td>
<td>SOI edge &gt; 50µm from TRENCH edge</td>
<td>&gt; 10µm</td>
</tr>
</tbody>
</table>

**TABLE 2.4. Silicon Layer Release and Anchor Rules**

### 2.4.3 Shadow Mask (METAL) Pattern Constraints

The use of shadow masking to provide Metal layer patterning places constraints on the types of METAL patterns that are allowed. The patterns defined by the METAL level produce holes that are etched completely through the shadow mask. As such, no pattern is allowed that would result in “donut” type features being fabricated in the shadow mask, since these features would “fall out” once the etch was completed. Figure 2.4.2 illustrates allowable and unallowable patterns.

![Allowable METAL Pattern](image1)

![Unallowable METAL Pattern](image2)

**FIGURE 2.4.3. Allowable and unallowable pattern types for the METAL masking level.**
2.4.4 Electrical Isolation and Routing

Because there is no insulating layer between the Metal and the Silicon, two adjacent METAL features on the top surface of the Silicon layer will be electrically connected due to the surface doping of the Silicon. As such, patterns in the SOI mask level should be used for electrical isolation between adjacent structures. Undercutting of the Oxide layer during the release etch will prevent Metal step coverage between adjacent SOI features. Figure 2.4.3 illustrates proper and improper patterning of the SOI and METAL levels for electrical isolation. It is acceptable to overlay patterns in the METAL mask level with routing patterns in the SOI mask level to lower the overall resistance of electrical routing paths.

**FIGURE 2.4.4.** Proper and Improper patterning for electrical isolation

<table>
<thead>
<tr>
<th>Proper Patterning for Electrical Isolation</th>
<th>Improper Patterning for Electrical Isolation</th>
</tr>
</thead>
</table>

Plan View

Cross-Section View

Electrically Connected

Legend:
- Red: Silicon
- Blue: Substrate
- Green: Bottom Oxide
- Orange: Oxide
- Black: Metal
- Purple: PSG (dopant)
- Yellow: Frontside Protection Material
2.4.5 Design Features to Avoid Lateral Stiction of Released Silicon Structures
Closely-spaced, long, narrow beams in the Silicon layer may have a tendency to stick together in the release process. For these types of structures, this lateral stiction can often be avoided by incorporating “dimple-like” features into the design. Dimple protrusions reduce the amount of surface area that can come into contact during the release process. (For experienced MUMPs® users, this is analogous to the dimple structures that are used in the polysilicon surface micromachining process to avoid stiction of polysilicon structures to the substrate). Figure 2.4.4 illustrates an example of incorporating dimple features in the SOI mask level to reduce lateral stiction effects in adjacent beams.

![Plan View](image)

**FIGURE 2.4.4.** Example of dimple features in the SOI Mask level to reduce lateral stiction affects during release.

2.4.6 TRENCH Pattern Constraints and Full Thickness Suspended Structures
The patterns defined by the TRENCH level produce holes that are etched completely through the Substrate layer. As such, no pattern is allowed that would result in “donut” type features being fabricated in the substrate, since these features would “fall out” once the etch was completed. Figure 2.4.6a illustrates an unallowable pattern in the TRENCH level.

![“Donut” Feature](image)

**FIGURE 2.4.6A.** Example of unallowable pattern in TRENCH Level which results in a “donut” feature.

Although it is possible to design a “donut” feature in the TRENCH level that would result in a portion of the Substrate that was supported by the Silicon layer, these “Full Thickness Suspended Structures” typically do not survive the fabrication process. As such, full thickness suspended structures are not allowed in SOIMUMPs. Figure 2.4.6b illustrates a top down and cross sectional view of an unallowable full thickness suspended structure.
FIGURE 2.4.6B. Example of unallowable “full thickness suspended structure”
2.5 Film Parameters

The thickness and resistivity of relevant layers in the SOIMUMPs process are summarized in Table 2.5. This data is based on measurements from previous runs.

<table>
<thead>
<tr>
<th>Film</th>
<th>Thickness (µm)</th>
<th>Sheet Resistance (ohm/sq) or Resistivity (ohm-cm)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Min.</td>
<td>Typ.</td>
</tr>
<tr>
<td>Silicon</td>
<td>9</td>
<td>10</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Oxide</td>
<td>0.95</td>
<td>1.00</td>
</tr>
<tr>
<td>Substrate</td>
<td>395</td>
<td>400</td>
</tr>
<tr>
<td>Metal</td>
<td>0.58</td>
<td>0.65</td>
</tr>
</tbody>
</table>

TABLE 2.5. Mechanical and electrical parameters of SOIMUMPs process layers.

2.6 Layout Requirements

2.6.1 Usable Area

The design area for SOIMUMPs is 0.9cm x 0.9cm (9mm x 9mm). Due to the incorporation of an exclusion zone required for the Metal shadow mask bonding process, the actual size of the chips that are shipped to the user is 1cm x 1cm. (The 9mm x 9mm user design area is centered in the chip). Also note that the scribe and break process that is used to singulate the chips produces some particles near the chip edges. Users are advised to place any critical elements of their designs at least 1mm away from the edge of the 9mm x 9mm usable area. (See Figure 2.6.1)

FIGURE 2.6.1: Usable chip area
2.6.2 Cell Name Restrictions

Some errors have occurred in the past due to nonstandard cell names. In order to reduce these errors and the time it takes to translate designs, some guidelines need to be put in place. They are as follows:

1. Cell names should be under 28 characters.

2. Cell names should consist of only the following characters or numerals [a-zA-Z0-9] and the underscore character '_'.

2.6.3 Layer Names

Layouts must use layer names as indicated in Table 2.2. For CIF submissions the indicated names should be used (i.e. for METAL use METL) and for GDS submissions the correct number must be used. Other layers may be in the design; but they will be ignored. JDS Uniphase MEMS is not responsible for layers omitted due to failure to comply with naming conventions.

2.6.4 General Layout Tips and Known Software Bugs

Mentor Graphics software is currently used to assemble the SOIMUMPs wafers. It does a reasonable job with most translations; however, there are some additional nuances of which users should be aware.

Keep in mind that these are the bugs that JDS Uniphase MEMS is aware of - we are not responsible for problems resulting from other bugs not listed here.

1. In GDS, three wire types are allowed, extended, butted, and rounded ends. Rounded ended wires will be converted to a truncated ending. It is strongly suggested that only extended wire types be used with CIF files; otherwise, information may be lost and connections broken.

2. L-Edit versions 7 and 8, up until version 8.22, have a bug. The bug comes from the donut command in L-Edit which becomes a filled circle when written out to gds and translated into other programs. If you use a donut, be sure to use the horizontal or vertical cut commands to break the donut into multiple polygons.

3. There is a bug in L-Edit versions before 8.41 when working with rotated and mirrored instances. If an instance is rotated and mirrored, then saved to gds, the rotation angle will be rounded off to the nearest degree (i.e. An instance is rotated 22.2 degrees and then mirrored, after saving to gds and reading back in, the angle will be changed to 22 degrees.

Fix: The cell referencing this instance should be flattened.
4. Mentor will create an error if an illegal polygon is produced during translation. Figure 2.6.4 illustrates an example of this problem. Most layout tools deal with this polygon correctly. To fix the problem the points can be made common or the polygons resized slightly. The user will be responsible for making the changes to fix these errors. These types of errors very often occur in lettering and in pictures that have been translated to gds.

![Illegal polygon in Mentor](image1)

![Correct polygon](image2)

FIGURE 2.6.4A: An Illegal polygon in Mentor. FIGURE 2.6.4B: A Correct polygon.

5. Mentor also has problems with the translations of polygons with numbers of vertices over 1000. These often come from mechanical drawings and should be broken down into smaller polygons before submission.

2.6.5 Design Rule Checking

**PLEASE NOTE THAT NO ERROR CHECKING WILL BE DONE ON YOUR DESIGN.** We have DRC/technology files available for Tanner, Cadence, and Mentor CAD software. To get these, send an email to mems@memsrus.com.

2.7 Layout Submission

Designs may be submitted in GDSII™ (**preferred**) or CIF formats only. Technology files for L-Edit™, Cadence™, and Mentor’s layout tool may be requested via email at mems@memsrus.com.

Before submitting your design, you must complete the Design Submission Form on our website at [http://www.memsrus.com/cronos/svessoi.html](http://www.memsrus.com/cronos/svessoi.html). Once we have received your completed form, you will receive an email with instructions and access information to upload your file to our ftp site.

All designs must be uploaded no later than midnight Eastern Standard Time on the submission due date.