

Amorphous Silicon Active Pixel Sensor Readout Circuit for Digital Imaging

Karim S. Karim, *Member, IEEE*, Arokia Nathan, *Senior Member, IEEE*, and John Alan Rowlands

Abstract—The most widely used architecture in large-area amorphous silicon (a-Si) flat panel imagers is a passive pixel sensor (PPS), which consists of a detector and a readout switch. While the PPS has the advantage of being compact and amenable toward high-resolution imaging, reading small PPS output signals requires external column charge amplifiers that produce additional noise and reduce the minimum readable sensor input signal. This work presents a current-mediated amorphous silicon active pixel readout circuit that performs on-pixel amplification of noise-vulnerable sensor input signals to minimize the effect of external readout noise sources associated with “off-chip” charge amplifiers. Results indicate excellent small-signal linearity along with a high, and programmable, charge gain. In addition, the active pixel circuit shows immunity to shift in threshold voltage that is characteristic of a-Si devices. Preliminary circuit noise results and analysis appear promising for its use in noise-sensitive, large-area, medical diagnostic imaging applications such as digital fluoroscopy.

Index Terms—Active pixel sensor (APS), amorphous silicon (a-Si), digital fluoroscopy, integrated pixel amplifier, medical imaging.

I. INTRODUCTION

AMORPHOUS silicon (a-Si) active matrix flat panel imagers (AMFPIs) have gained considerable significance in large-area flat panel digital imaging applications [1], in view of their large-area readout capability. The pixel, forming the fundamental unit of the imager, consists of a detector and readout circuit to efficiently transfer the collected electrons to external readout electronics for data acquisition. The pixel architecture most widely used is based on the passive pixel sensor (PPS) [1]. An example is the amorphous selenium (a-Se)-based photoconductor detection scheme where the readout circuit consists of a storage capacitor and a thin-film transistor (TFT) readout switch [2]. The storage capacitor accumulates signal charge during the integration period and transfers the collected charge to an external charge amplifier via the TFT switch during readout. While the PPS architecture has the advantage of being compact and thus amenable to high-resolution imaging, reading the small output signal of

the PPS for low-input-signal, large-area applications (e.g., fluoroscopy [2]) is extremely challenging and requires costly, high-performance, and sometimes custom-made charge amplifiers [3]. More importantly, if external noise sources (e.g., charge amplifier noise) are comparable to the input, there is a significant reduction in pixel dynamic range. This paper reports an integrated pixel amplifier circuit using a-Si TFTs based on the CMOS active pixel sensor (APS) technology [4]. The APS performs *in situ* signal amplification providing higher immunity to external noise, hence preserving the dynamic range. The current-mediated APS readout circuit was previously presented as a short note [5]. This paper constitutes a comprehensive version providing additional details on its operation, design, and performance pertinent to gain, noise, and a-Si metastability.

II. OPERATION

Unlike a conventional PPS, which has one TFT switch, there are three TFTs in the APS pixel architecture. This could undermine the fill factor if conventional methods of placing the sensor and TFTs are used [3]. Therefore, in an effort to optimize the fill factor, the TFTs may be embedded underneath the sensor to provide high-fill-factor imaging systems [1], [2].

Central to the APS illustrated in Fig. 1 is a source-follower circuit, which produces a current output (C-APS) to drive an external charge amplifier. Here, the APS array architecture is assumed to be column-parallel, i.e., one charge amplifier per column so that an entire row can be read out simultaneously. The C-APS operates in three modes.

- **Reset mode:** the RESET TFT switch is pulsed ON and C_{PIX} charges up to Q_P through the TFTs ON-resistance. C_{PIX} is usually dominated by the detector (e.g., a-Se photoconductor [2] or a-Si photodiode [3] detection layer) capacitance.
- **Integration mode:** after reset, the RESET and READ TFT switches are turned OFF. During the integration period T_{INT} , the input signal $h\nu$ generates photocarriers discharging C_{PIX} by ΔQ_P and decreases the potential on C_{PIX} by a small-signal voltage ΔV_G .
- **Readout mode:** after integration, the READ TFT switch is turned ON for a sampling time T_S , which connects the APS pixel to the charge amplifier and an output voltage V_{OUT} is developed across C_{FB} proportional to T_S .

Operating the READ and RESET TFTs in the linear region reduces the effect of inter-pixel threshold voltage (V_T) nonuniformities. Although the saturated AMP TFT causes the C-APS to suffer from FPN, using CMOS-like off-chip double sampling

Manuscript received April 9, 2002; revised September 4, 2002. This work was supported by the DALSA/NSERC Industrial Research Chair Program, Communications and Information Technology Ontario, and the Natural Sciences and Engineering Research Council of Canada. The review of this paper was arranged by Editor E. Fossum.

K. S. Karim and A. Nathan are with the Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ON, N2L 3G1, Canada.

J. A. Rowlands is with the Department of Medical Biophysics, University of Toronto Sunnybrook and Women's College Health Sciences Centre, Toronto, ON, M4N 3M5, Canada.

Digital Object Identifier 10.1109/TED.2002.806968




Fig. 1. Current-mode active pixel schematic, readout timing diagram, and a-Si circuit micrograph [5].

[4] and offset and gain correction techniques can alleviate the problem.

III. GAIN

A. Theory

When photons are incident on the detector, electron-hole pairs are created leading to a change in the charge at the integration node. The change, due to a sensor input, in the charge detection node bias voltage (V_G) at the gate of the AMP TFT occurs as described in [5]

$$\Delta V_G = \frac{\Delta Q_P}{C_{PIX}} \quad (1)$$

where ΔQ_P is the change in the input signal charge of the sensor on C_{PIX} due to incoming X-rays and ΔV_G is the corresponding change in the integration node bias voltage. In a typical diagnostic medical imaging fluoroscopic array, using the above equation with $C_{PIX} = 1$ pF and medical imaging data from [2] (where the minimum and maximum input signals for diagnostic fluoroscopy are 1000 and 100 000 electrons, respectively), a maximum ΔV_G of 16 mV for fluoroscopy can appear at the integration node.

The linearity of the C-APS architecture was previously discussed in [5] where the current-mode APS readout circuit was found to be linear during small-signal circuit operation. The small-signal condition [5] on the maximum allowable voltage

swing (ΔV_G) at the C-APS integration node is repeated below for convenience as

$$\Delta V_G \ll 2(V_G - V_T). \quad (2)$$

Thus, for a $V_G = 12$ V and a $V_T = 2$ V, the pixel's output is linear for voltage swings as high as $\Delta V_G = 2$ V (which is more than sufficient for digital fluoroscopy).

During small-signal operation, the change in the amplifier's output current with respect to a small change in gate voltage ΔV_G is

$$\Delta I_{OUT} = g_m \cdot \Delta V_G \quad (3)$$

where g_m is the transconductance of the AMP and READ TFT composite circuit and ΔV_G represents the small-signal voltage at the gate of the AMP TFT. The transconductance of the composite circuit may be obtained by observing that I_{OUT} is the bias drain current in both transistors. A simplistic MOS Level 1 model is used here to obtain insight although more exact results are obtained via simulation using a previously developed a-Si TFT model [6], [7]. Assuming that the READ TFT operates in the ohmic region with a constant resistance, R_{ON_READ} , equating the I_{OUT} of the AMP and READ TFT yields (4) and (5), shown at the bottom of the page, where K_{AMP} is some constant relating the effective mobility (μ_{EFF}), gate capacity (C_G) and aspect ratio of the TFT ($K = \mu_{EFF} C_G W/L$ in the c-Si MOSFET Level 1 model). Based on (4) and (5), R_{ON_READ} must be minimized and $K_{AMP}(V_G - V_T)$ must be maximized to achieve high g_m . However, care must be taken to ensure that

$$I_{OUT} = \frac{1 + 2R_{ON_READ}K_{AMP}(V_G - V_T) - \sqrt{1 + 4R_{ON_READ}K_{AMP}(V_G - V_T)}}{2R_{ON_READ}^2 K_{AMP}} \quad (4)$$

$$g_m = \frac{dI_{OUT}}{dV_G} = \frac{1}{R_{ON_READ}} \left[1 - \frac{1}{\sqrt{1 + 4R_{ON_READ}K_{AMP}(V_G - V_T)}} \right] \quad (5)$$

I_{OUT} does not saturate the charge amplifier. Thus, charge amplifier saturation at high APS biases limits the maximum achievable g_m . Using (1) and (3), the charge gain [8] G_i stemming from the drain current modulation is

$$G_i = \left| \frac{\Delta Q_{OUT}}{\Delta Q_P} \right| = \frac{(\Delta I_{OUT} \cdot T_S)}{\Delta Q_P} = \frac{(\Delta I_{OUT} \cdot T_S)}{\Delta V_G C_{PIX}} = \frac{(g_m \cdot T_S)}{C_{PIX}}. \quad (6)$$

The charge gain amplifies the input signal, making it resilient to external noise sources. The corresponding voltage gain can be calculated using (3) and assuming a constant ΔI_{OUT} . Then, ΔV_{OUT} for the charge integrating circuit in Fig. 1 can be written as

$$\Delta V_{OUT} = - \frac{1}{C_{FB}} \int_0^{T_S} \Delta I_{OUT} dt = \frac{\Delta I_{OUT} T_S}{C_{FB}} = \frac{(g_m \Delta V_G) T_S}{C_{FB}}. \quad (7)$$

Using (6) and (7), the charge gain G_i can now be related in terms of voltage gain $A_V (= \Delta V_{OUT} / \Delta V_G)$ as

$$G_i = A_V \cdot \left(\frac{C_{FB}}{C_{PIX}} \right). \quad (8)$$

B. Measurements and Discussion

The APS test pixel, consisting of an integrated a-Si amplifier circuit in a $250 \times 250 \mu\text{m}^2$ pixel area, was fabricated in-house and is shown in Fig. 1. The small-signal linearity is within 5% of the theoretical value and is shown in Fig. 2(a). For the linearity measurement, the charge integrator shown in Fig. 1 was disconnected from the APS readout circuit and the small-signal output voltage (v_o) was measured. In addition, small-signal voltage gain (A_V) measurements were performed on the APS test circuit using the charge amplifier of Fig. 1 (a Burr-Brown IVC102 model), $V_{RD} = 20 \text{ V}$, $V_G = V_{DD}$, and $C_{FB} = 10 \text{ pF}$ for various READ pulsedwidths T_S and supply voltages V_{DD} . The results are also shown in Fig. 2(a).

Theoretical voltage gain A_V (based on (7) where $A_V = \Delta V_{OUT} / \Delta V_G$) and experimental results in Fig. 2(a) agree reasonably well with a maximum discrepancy of about 10%. The verified theoretical model of (7) was extended to predict charge gain in Fig. 2(b) using (8) for different values of C_{PIX} , $C_{FB} = 10 \text{ pF}$ and $A_V = 1.33$ [for $T_S = 30 \mu\text{s}$ in Fig. 2(a)]. Theoretically, using a low-capacitance sensor (i.e., small C_{PIX}) provides a higher charge gain, which minimizes the effect of external noise. In addition, minimizing C_{PIX} will also reduce the reset time constant (which comprises mainly of the RESET TFT ON-resistance and C_{PIX}), hence reducing image lag [9]. Like other current-mode circuits [8], the C-APS, operating at a maximum of 30 kHz (for diagnostic fluoroscopy), is susceptible to sampling clock jitter. However, off-chip low-jitter clocks using crystal oscillators can alleviate this problem.

The advantage of the current-mediated APS over PPS pixels in diagnostic medical X-ray imaging applications lies in amplifying the sensor input signal electrons via the charge gain G_i .





Fig. 2. (a) Small-signal linearity and voltage gain (A_V) measurements. (b) Theoretical charge gain (G_i) for different pixel capacitances (C_{PIX}) extracted from voltage gain measurements.

More significantly, the pixel (because of its circuit gain) offers *potentially reduced* patient X-ray doses for all diagnostic medical imaging modalities, hence improving the safety standards associated with current X-ray imaging practices. In contrast to a voltage-mediated a-Si APS [10], the main benefits of the current-mediated architecture lie in both gain and speed:

- **Gain:** the source-follower TFT in the voltage-mediated APS directly translates the voltage from the integration node to the output node at the external resistance with a gain < 1 . In contrast, the C-APS architecture gives both a voltage and a charge gain where the charge gain is instrumental in combating noise.
- **Speed:** the relative ON-resistances of a-Si TFTs are quite large (in $\text{M}\Omega$). Coupled together with large-array column line capacitances (C_{LINE} is typically 50–100 pF) at the output node that must be charged and discharged repeatedly, the rise and fall times become prohibitively large, making the voltage-mediated architecture unsuitable for real-time applications. In contrast, the current-mediated APS is directly coupled to the virtual ground input of a charge integrator (effectively shunting C_{LINE} to ground). Here, the charging up of the charge amplifier feedback capacitance (C_{FB}) depends on the slew rate of the amplifier.




Fig. 3. (a) APS circuit during readout. (b) Small-signal equivalent with included current noise sources.

IV. NOISE PERFORMANCE

A. Thermal and Flicker Noise

During readout, the circuit of Fig. 1(a) reduces to a source-follower stage with source degeneration as shown in Fig. 3(a) where the READ TFT switch ON-resistance provides the degeneration in the AMP TFT's source. Modifying the small-signal model to include independent noise sources, the equivalent circuit is shown in Fig. 3(b) where the noise is sampled on the column charge amplifier capacitance C_{FB} . Here, C_{PIX} is the sum of capacitances between the detector node and ground and C_{gs1} is the gate-source parasitic capacitance of the AMP TFT. In steady state, the AMP TFT operates in saturation while the READ TFT operates in the linear mode. Hence, the READ TFT switch is represented by its ON-resistance $r_{ds2} = (1/g_{ds2})$. The TFT switch ON-resistance may be approximated as $r_{ds2} = dI_{DS}(\text{lin})/dV_{DS} \sim [K(V_G - V_T)]^{-1}$. In Fig. 3(a), i_{n1} represents the noise current from the AMP TFT while i_{n2} represents the noise current from the READ TFT.

A nodal analysis in the frequency domain ($s = j\omega$) of the equivalent circuit of Fig. 3(b) yields the noise voltage at the output V_3 , defined in (9) at the bottom of the page. Equation (9) can be simplified by assuming $C_{FB} \gg C_{PIX} \gg C_{gs1}$ and

that $s \ll g_{m1}/C_{gs1}$ (i.e., the operating frequency is far from the pole of the parasitic C_{gs1}) to yield

$$V_3 = \frac{i_{n1} \cdot R_{eq1} + i_{n2} \cdot r_{ds2}}{1 + j \left(\frac{\omega}{\omega_{eq}} \right)},$$

$$R_{eq1} = \left[g_{m1} \cdot \frac{C_{PIX}}{C_{PIX} + C_{gs1}} \right]^{-1}$$

$$\omega_{eq} = \left[\frac{1}{C_{FB}} \cdot \frac{g_{ds2} \cdot g_{m1}}{g_{ds2} + g_{m1}} \right]. \quad (10)$$

From (10), the spectral density of the noise S_{v_3} at the output may be expressed as

$$S_{v_3} = \frac{S_{in1} \cdot R_{eq1}^2 + S_{in2} \cdot r_{ds2}^2}{1 + \left(\frac{\omega}{\omega_{eq}} \right)^2} \quad (11)$$

where $\omega_{eq} = 2\pi f_{eq}$ represents the bandwidth of the APS circuit, R_{eq1} is related to the transconductance of the AMP TFT, and r_{ds2} is the ON-resistance of the READ TFT switch. The noise variance at the output σ_3^2 can be computed using thermal and flicker noise expressions suitable for a-Si TFTs. For thermal noise, we have

$$\sigma_3^2(\text{th}) = (f_{eq}) \left(\frac{\pi}{2} \right) \cdot (R_{eq1}^2 \cdot a_{th1} + r_{ds2}^2 \cdot a_{th2}) \quad (12)$$

where $a_{th1} = (2/3) \cdot 4kT \cdot g_{m1}$, $a_{th2} = 4kT \cdot g_{ds2}$, f_{eq} is the circuit bandwidth, and $(\pi/2)(f_{eq})$ is the classic noise bandwidth of a first-order low-pass filtering circuit.

For flicker noise, we have

$$\sigma_3^2(fl) = (R_{eq1}^2 \cdot a_{fl1} + r_{ds2}^2 \cdot a_{fl2}) \int_{f_{OBS} = 1/T_{OBS}}^{\infty} \frac{1}{f \left(1 + \frac{f^2}{f_{eq}^2} \right)} df$$

$$= (R_{eq1}^2 \cdot a_{fl1} + r_{ds2}^2 \cdot a_{fl2}) \left(\frac{1}{2} \right) \ln \left(1 + \frac{f_{eq}^2}{f_{OBS}^2} \right) \quad (13)$$

where a_{fl1} and a_{fl2} are flicker noise coefficients of the saturated AMP and linear READ TFTs, respectively, and T_{OBS} is the time of observation of the flicker noise [11]. Here, expressions for a-Si:H TFT flicker noise coefficients are given as [12], [13]

$$a_{fl1} = \frac{\alpha_{sat} \cdot q \cdot \mu_{EFF}^2 \cdot C_G \cdot \left(\frac{W}{L} \right)^2}{2(W \cdot L)} \cdot (V_G - V_T)^3$$

$$a_{fl2} = \frac{\alpha_{lin} \cdot q \cdot \mu_{EFF}^2 \cdot C_G \cdot \left(\frac{W}{L} \right)^2}{(W \cdot L)} \cdot (V_G - V_T) \cdot V_{DS}^2. \quad (14)$$

However, when the APS is used in imaging applications, the READ TFT is pulsed, causing the flicker noise performance to change. Here, double sampling is essential to perform offset and

$$V_3 = \frac{g_{ds2} \cdot i_{n1} (C_{PIX} + C_{gs1}) + i_{n2} (g_{m1} \cdot C_{PIX} + s \cdot C_{PIX} \cdot C_{gs1})}{g_{m1} \cdot g_{ds2} \cdot C_{PIX} + s (g_{m1} \cdot C_{PIX} \cdot C_{FB} + C_{PIX} \cdot C_{gs1} \cdot g_{ds2} + C_{PIX} \cdot g_{ds2} \cdot C_{FB} + C_{gs1} \cdot g_{ds2} \cdot C_{FB}) + s^2 (C_{PIX} \cdot C_{gs1} \cdot C_{FB})} \quad (9)$$

gain corrections for proper operation of the APS. With double sampling, the effect of V_T nonuniformities as well as any dc components including low-frequency flicker noise [14] is mitigated. However, the thermal noise components from the AMP and READ TFTs, the reset noise, and the amplifier noise are all increased since they are uncorrelated sources. Using S_{v3} and noting that the thermal white noise sources are uncorrelated here, the output thermal noise with double sampling is

$$\sigma_3^2(th) = \pi f_{eq} \cdot (R_{eq1}^2 \cdot a_{th1} + r_{ds2}^2 \cdot a_{th2}), \quad (15)$$

Similarly, using previously derived results [14], the output flicker noise with double sampling becomes

$$\sigma_3^2(fl) = 2 \cdot I \cdot (R_{eq1}^2 \cdot a_{fl1} + r_{ds2}^2 \cdot a_{fl2}) \quad (16)$$

Here, as detailed in [14], I is an integral that accounts for the bandpass filtering effect of double sampling on flicker noise

$$I(x_{eq}) = \int_0^\infty \frac{1 - \cos x}{x \left(1 + \left(\frac{x^2}{x_{eq}^2}\right)\right)} dx \quad (17)$$

where $x_{eq} = 2\pi \cdot f_{eq} \cdot \tau_f$ and τ_f is the time between the pixel output and reset output samples. For small τ_f , the $I(x_{eq})$ function resembles a bandpass filter that eliminates low-frequency and dc noise.

In the case where the output is not subject to double sampling, the contributions of the uncorrelated noise sources are that of the unsampled case. The output thermal noise without double sampling is written as in (12). Similarly, the output flicker noise for a single pulse reduces to (13). In this case, however, the observation time (T_{OBS}) is defined as the pulse width of the READ TFT sampling signal [11], [14]. For a real-time, 1000×1000 pixel, fluoroscopic array (based on a column-parallel architecture) operating at a frame rate of 30 Hz, the READ TFT for each pixel is clocked at $33 \mu s$. Hence, T_{OBS} is $33 \mu s$ and, thus, the lower limit of integration $f_{OBS}(= 1/T_{OBS})$ in (13) becomes 30 kHz.

B. Reset Noise

The thermal noise of the RESET TFT ON-resistance is low-pass filtered by the pixel capacitance C_{PIX} and stored on C_{PIX} during reset. Although it is possible to approximate this noise as $\sigma_{reset}^2 = kT/C_{PIX}$, it is more accurate to include the effect of the feedback AMP TFT parasitic capacitance C_{gs1} . Then the effective capacitance at the detection node becomes [14]

$$C_{eff} = C_{PIX} + (1 - A_{V0}) \cdot C_{gs1} \quad (18)$$

where A_{V0} is the dc gain of the AMP TFT buffer. Therefore, the reset noise becomes

$$\sigma_{reset}^2 = \frac{kT}{C_{eff}} \quad (19)$$

Referring to Fig. 3(b), the dc gain $A_{V0} = V_2/V_1$ can be accurately estimated by including the AMP TFT ON-resistance in saturation as $r_{ds1} = 1/(\lambda I_{DS})$

$$\frac{V_2}{V_1} = A_{V0} = \frac{1}{\left(1 + \frac{1}{g_{m1} \cdot r_{ds1}}\right)}. \quad (20)$$

In addition, if double sampling is implemented, the reset noise variance doubles to give $\sigma_{reset}^2 = 2kT/C_{eff}$.

C. Charge Amplifier Noise

The amplifier noise can be modeled as having a fixed noise component σ_{amp0} in addition to an input-capacitance-dependent component [15]

$$\sigma_{amp} = \sigma_{amp0} + \delta C_d. \quad (21)$$

Here δ is a constant determined by the design properties of the charge amplifier (e.g., input FET noise) and C_d is the external capacitance loading the amplifier input node. This includes the parasitic capacitances on the data line such as the C_{GS} of all of the READ TFTs in the column as well as the overlap capacitance of data and gate lines. A typical value for the amplifier noise is about 1700 electrons [2], [16] where the base noise $\sigma_{amp0} = 275$ electrons, $C_d = 95$ pF, and $\delta = 15$ area is assumed [2]. With double sampling, the noise variances doubles and, thus, the rms noise increases to 2400 electrons.

D. Total Output Noise and Input Referred Noise

Since the various APS noise sources are uncorrelated, the noise on C_{FB} after double sampling becomes

$$\sigma_{out}(tot)^2 = (A_V^2 \sigma_{V_{reset}}^2) + \sigma_{v3}^2(th) + \sigma_{v3}^2(fl) + \sigma_{amp}^2 \quad (22)$$

where A_V is the voltage gain of the current-mediated APS connected to the charge integrator and was determined in Section IV-C. Note that, since the reset noise occurs at the same node as the signal, the charge gain increases both the reset noise in addition to the sensor input. $\sigma_{out}(tot)^2$ can be referred back to the input of the APS at the gate of the AMP TFT to give $\sigma_{input}(tot)$ as

$$\sigma_{input}(tot) = \frac{\sqrt{\sigma_{out}(tot)^2}}{A_V}. \quad (23)$$

For the purposes of charge gain, it is beneficial to examine the noise from the standpoint of number of electrons. From (22) and (23), noise equivalent output electrons NEQ(output) and noise equivalent input electrons NEQ(input) can be determined. Here, q denotes the electron charge

$$NEQ(output) = \frac{\sqrt{\sigma_{out}(tot)^2} \cdot C_{FB}}{q} \quad (24)$$

$$\begin{aligned} NEQ(input) &= \frac{\sqrt{\sigma_{out}(tot)^2} \cdot C_{PIX}}{A_V \cdot q} \\ &= \frac{\sqrt{\sigma_{out}(tot)^2} \cdot C_{FB}}{G_i \cdot q}. \end{aligned} \quad (25)$$




Fig. 4. (a) APS readout circuit noise measurement setup. (b) Input noise PSD (in V^2/Hz) for selected bias voltages.

E. Measurements and Discussion

Current-noise-power spectrum (S_{ID} in A^2/Hz) measurements were previously presented in [18] for a-Si TFTs fabricated at the University of Waterloo using an in-house fully wet-etched 260 °C process. The results concluded that the a-Si flicker noise current PSD measurements were consistent with previous findings [12], [13]. Specifically, it appeared that the fabricated a-Si TFTs followed Hooge's theory regarding bulk mobility fluctuations as the cause of $1/f$ noise. In addition, the thermal noise was in good agreement when fitted to the crystalline silicon MOSFET I_{DS} equation (a simple and heuristic model for predicting the channel thermal resistance in a-Si TFTs) at large V_{GS} biases, but less accurate as the TFT approaches saturation, thus requiring a more accurate model for the TFT ON-resistance. This result also concurs with previous findings [13].

The APS noise measurements were carried out for the fabricated test a-Si APS device shown in Fig. 1. V_G , V_{DD} , and V_{RD} (the READ TFT bias) were all provided by high-amp-hour dc batteries while an ac-coupled Perkin-Elmer 5182 transimpedance amplifier was used to amplify the noise signal to levels readable by the HP 3562 A spectrum analyzer. The RESET TFT gate was grounded during this measurement. The ac gain of the amplifier was set at 10^8 for a bandwidth of 20 kHz. The noise measurement setup is depicted in Fig. 4(a). All noise power curves were reconstructed from narrow-band measurements averaged at least 25–50 times and higher for low frequencies. The system noise was at least one order of

magnitude lower (at high frequencies) than the APS output noise and was subtracted from each measured power spectrum. For each measurement, acquisition began a half hour after application of the bias voltages to allow the APS bias current I_{OUT} and the noise to stabilize.

To extract input noise voltage PSD (V^2/Hz), the system (i.e., APS readout circuit plus the transimpedance amplifier) voltage gain had to be measured over all frequencies of interest for each biasing arrangement. Then, the measured gain was used to adjust the output noise voltage PSD to obtain the input noise PSD at the gate of AMP TFT. Fig. 4(b) shows the input noise PSD for a few APS biasing arrangements where it is noted that the input noise voltage PSD increases with increasing AMP TFT bias (V_G) but decreases with increasing READ TFT bias (V_{RD}). This follows directly from the noise voltage PSD expressions for the Hooge theory of flicker noise where the flicker noise voltage PSD is directly proportional to TFT gate voltage in the saturation region but inversely proportional to the TFT gate voltage in the linear region. The measured data appear to be in good agreement with the theory. The values of the Hooge coefficients used here are extracted from previous data [18], whereby $\alpha_{sat} \sim 0.02$ for TFTs in saturation and $\alpha_{lin} \sim 0.008$ for TFTs operating in linear. Also, the mid-band gain (A_M) increases for increasing V_{RD} (read as a decrease in r_{ds2}), which follows from (5) relating g_m (and hence gain) to r_{ds2} in Section IV-D.

Integrating the area under the noise curves retrieves the input referred rms noise voltage for the APS. The lower limit of the integration, as mentioned previously, is usually determined from the frame rate of the imager. From Fig. 4(b), it is evident that the noise of the APS is dominated by flicker noise of the AMP and READ TFTs. However, when the APS is used in imaging applications, the READ TFT is pulsed, causing the flicker noise performance to change. In addition, for APS circuits used in digital imaging, double sampling, used to perform offset and gain corrections for proper operation of the APS, mitigates the effect of V_T nonuniformities as well as any dc components including low-frequency flicker noise. Using the theory presented previously in this section, the results of an APS noise analysis with double sampling are presented in Table I and appear promising for diagnostic medical imaging (particularly for real time fluoroscopy where the minimum signal is only 1000 electrons).

The noise and gain analyses so far indicate that a decreasing C_{PIX} provides the dual benefits of decreased noise and an increase in charge gain. However, using conventional co-planar pixel architectures where the sensor and TFTs are placed side by side gives rise to a tradeoff between noise performance, charge gain, and fill factor. For a small C_{PIX} , the reset noise decreases, and the charge gain increases but the fill factor shrinks since the sensor area must be reduced to get a smaller C_{PIX} . However, for the a-Si APS circuit, it is desirable to maintain a high fill factor while shrinking C_{PIX} .

Embedding the TFTs underneath the sensor in a fully overlapped pixel architecture [1], [17] allows the pixel to achieve a near 100% fill factor. A small C_{PIX} in addition to a high fill factor can be achieved by using a thick, continuous layer sensor [2] such as an a-Se photoconductor for detecting X-rays. In digital fluoroscopy ($250 \times 250 \mu m^2$ pixels), the a-Se photoconductor thickness ranges from 0.5 to 1 mm which gives

TABLE I
PREDICTED APS NOISE (IN ELECTRONS) FOR VARIOUS NOISE SOURCES AT THE OUTPUT AND THE TOTAL INPUT REFERRED NOISE. HERE, C_{PIX} OF 1 pF AND 2 pF ARE USED TO CALCULATE THE CHARGE GAIN G_i . THE NOISE RESULTS ARE EXTRACTED FOR THE FABRICATED APS READOUT CIRCUIT USING THE THEORY PRESENTED IN THE PAPER WITH THE MEASURED GAIN AND NOISE VALUES

| Noise at output | NEQ (electrons) ($C_{PIX} = 1$ pF) | NEQ (electrons) ($C_{PIX} = 2$ pF) |
|-----------------------|--|--|
| Thermal | 1691 | 1649 |
| Flicker | 2363 | 2257 |
| Reset | 7508 | 5329 |
| Amplifier | 2400 | 2400 |
| Total Noise (output) | 8401 | 6478 |
| Charge Gain (G_i) | 13.3 | 6.65 |
| Total Noise (input) | 631 | 974 |

$C_{sensor} < 10$ fF. Since C_{PIX} can become very small due to the decrease in C_{sensor} , an additional physical storage capacitor is usually designed into the pixel at the integration node to prevent the node voltage from rising excessively due to the increased dynamic range because large voltages at the integration node can cause problems ranging from output nonlinearity to TFT breakdown [2].

Embedding the TFTs underneath the sensor also provides a second benefit by making a large portion of the pixel area available for additional TFT circuitry or larger TFTs. Since the charge gain (G_i) partly depends on g_m (which is a direct function of the size of the input stage AMP TFT of the APS), the additional area available in a fully overlapped architecture can be used to achieve much larger TFTs and hence g_m . Note that, in addition to increasing g_m and decreasing C_{PIX} , G_i can also be made higher by increasing T_S , the sampling time of the READ TFT as shown in (6).

V. METASTABILITY

The threshold voltage (V_T) of an a-Si TFT shifts under prolonged gate bias stress, and TFTs show different threshold voltage shift behavior under positive and negative gate bias stress. This anomalous behavior is attributed to two main mechanisms: 1) charge trapping and 2) defect state creation [19]. In addition, a-Si:H TFTs exhibit different behavior for pulsed positive and negative stress voltages [20], [21]. The V_T shift (ΔV_T) due to positive pulse bias stress is almost independent of frequency of operation but, for negative pulse bias stress, the ΔV_T decreases in magnitude with increasing frequency [20]. In general, smaller duty cycles induce less ΔV_T since the effective stress time is decreased. This allows the created defect states to relax and/or charges can detrapp during the "OFF" cycles [21].

For the APS pixel, there are three TFTs of concern: READ, AMP, and RESET and their ΔV_T performance depends largely on the application of the APS. If medical imaging is chosen as




Fig. 5. (a) ΔV_T for a TFT ($W/L = 230/23$) with a bipolar bias stress voltage of +20 V/-20 V. The duty cycle is 50% and various pulse widths (PW) are applied, (b) ΔV_T for a TFT ($W/L = 60/25$) with a bias stress voltage of +15 V at 30 Hz for various duty cycles. The ΔV_T for an applied DC stress voltage of 2 V to the same TFT is also shown.

an example, a large factor aiding the APS stability here is the reduced TFT duty cycle for diagnostic medical imaging applications. For example, in a 1000×1000 pixel real-time fluoroscopic imager, the TFTs are clocked $33 \mu s$ every 33 ms (i.e., a duty cycle of 0.1%).

One method [20] of preserving the V_T in TFTs is by application of bipolar clocking voltages. Since a positive pulse serves to increase the ΔV_T and a large negative pulse can reverse this shift, applying negative pulses to the TFT during the OFF cycle can minimize the ΔV_T . To illustrate this effect, Fig. 5(a) shows the ΔV_T stabilizing for a bipolar pulse. However, an additional constraint for medical imaging applications is the low TFT leakage current requirement. For the RESET TFT, it is essential to prevent any excessive TFT leakage that can corrupt the signal accumulating at the AMP TFT gate. For the READ TFT, since READ TFTs in an array column are all connected to a single column charge amplifier (up to 1000 column pixels in digital fluoroscopy), their leakage currents are added. If comparable, this aggregate READ TFT leakage current can corrupt the small output signal of the APS pixel being read out. Therefore, the magnitude of the TFT negative voltage in the OFF state must be limited to satisfy the low leakage current requirement. As illustrated in Fig. 5(b), reducing the duty cycle can severely reduce the ΔV_T and thus, for the APS READ and RESET switch TFTs, bipolar clocking pulses to provide a small switch resistance in the TFT ON state (for high g_m) and a small leakage current in the TFT OFF state can be designed to give a constant V_T . However, for the saturated AMP TFT, a positive bias of approximately $V_{GS} < V_T$ (~ 2 V) exists across the AMP TFT




Fig. 6. $\Delta g_m/g_m$ (in percent) for the APS readout circuit. Here, $V_{RD} = 12$ V and $V_{DD} = V_G$ for both measurements. The RESET TFT gate was grounded for the duration of the measurement.

during the pixel OFF state. Fortunately, due to its small positive value, the 2 V bias has limited effect on the positive ΔV_T as illustrated in Fig. 5(b). Details of the ΔV_T measurement were presented previously in [22].

To illustrate the effect of any ΔV_T on the APS readout circuit (comprising of the AMP and READ TFTs), measurements were carried out on the fabricated a-Si APS pixel for different bias voltages. The READ TFT was biased at +12 V in the ON state for low ON resistance (r_{ds2}), -5 V in the OFF state since that voltage gives the lowest leakage current value for the fabricated TFTs and with a duty cycle of 10% at a frequency of 30 Hz. The results in Fig. 6 indicate that the composite circuit transconductance, g_m , defined in (5), which is directly related to the APS charge gain, does not vary beyond some initial drop for the bias voltages used. This is a direct consequence of choosing appropriate bias and clocking voltages and the READ TFT switch acting as a feedback source resistor for the AMP TFT, stabilizing g_m for small changes in V_T .

VI. CONCLUSION

This paper presents a current-mode on-pixel a-Si amplifier for higher immunity to external noise sources associated with the charge amplifier and data line in an imaging array. Measurements show excellent linearity and high gain where the charge gain can be made programmable by appropriate selection of bias voltage and sampling time. In addition, the circuit possesses an inherent immunity to small shifts in the threshold voltage of the TFTs, which are induced by the intrinsic material defects associated with the amorphous silicon and amorphous silicon nitride films in the TFT. Also, the noise performance of the APS readout circuit appears promising for noise-vulnerable digital imaging applications such as fluoroscopy.

REFERENCES

- [1] R. A. Street, X. D. Wu, R. Weisfield, S. Ready, R. Apte, M. Nguyen, and P. Nysten, "Two dimensional amorphous silicon image sensor arrays," in *MRS Symp. Proc.*, vol. 377, 1995, pp. 757–766.
- [2] W. Zhao and J. A. Rowlands, "X-ray imaging using amorphous selenium: Feasibility of a flat panel self-scanned detector for digital radiology," *Med. Phys.*, vol. 22, no. 10, pp. 1595–1604, 1995.
- [3] M. Maolinbay, Y. El-Mohri, L. E. Antonuk, K.-W. Jee, S. Nassif, X. Rong, and Q. Zhao, "Additive noise properties of active matrix flat-panel imagers," *Med. Phys.*, vol. 27, no. 8, pp. 1841–1854, Aug. 2000.

- [4] S. K. Mendis, S. E. Kemeny, and E. R. Fossum, "CMOS active pixel image sensor," *IEEE Trans. Electron Devices*, vol. 41, pp. 452–453, Mar. 1994.
- [5] K. S. Karim and A. Nathan, "Readout circuit in active pixel sensors in amorphous silicon technology," *IEEE Electron Device Lett.*, vol. 22, pp. 469–471, Oct. 2001.
- [6] P. Servati, "Modeling of static and dynamic characteristics of a-Si:H TFT's," M.A.Sc. thesis, Univ. Waterloo, Waterloo, ON, Canada, 2000.
- [7] K. S. Karim, P. Servati, N. Mohan, A. Nathan, and J. A. Rowlands, "VHDL-AMS modeling and simulation of a passive pixel sensor in a-Si:H technology for medical imaging," in *Proc. IEEE Int. Symp. Circuits and Systems 2001*, vol. 5, Sydney, Australia, May 6–9, 2001, pp. 479–482.
- [8] Z. Huang and T. Ando, "A novel amplified image sensor with a-Si:H photoconductor and MOS transistors," *IEEE Trans. Electron Devices*, vol. 37, pp. 1432–1438, June 1990.
- [9] H. Tian, B. Fowler, and A. El Gamal, "Analysis of temporal noise in CMOS photodiode active pixel sensor," *IEEE J. Solid-State Circuits*, vol. 36, pp. 92–101, Jan. 2001.
- [10] K. S. Karim, A. Nathan, and J. A. Rowlands, "Active pixel sensor architectures in a-Si:H for medical imaging," *J. Vac. Sci. Technol. A*, vol. 20, no. 3, pp. 1095–1099, May 2002.
- [11] M. S. Keshner, "1/f noise," *Proc. IEEE*, vol. 70, pp. 212–218, 1982.
- [12] J. Rhayem, D. Rigaud, M. Valenza, N. Szydlo, and H. Lebrun, "1/f noise investigations in long channel length amorphous silicon thin-film transistors," *J. Appl. Phys.*, vol. 87, no. 4, pp. 1983–1989, 2000.
- [13] J. M. Boudry and L. E. Antonuk, "Current-noise-power spectra of amorphous silicon thin-film transistors," *J. Appl. Phys.*, vol. 76, pp. 2529–2534, 1994.
- [14] Y. Degerli, F. Lavernhe, P. Magnan, and J. A. Farre, "Analysis and reduction of signal readout circuitry temporal noise in CMOS image sensors for low-light levels," *IEEE Trans. Electron Devices*, vol. 47, pp. 949–962, May 2000.
- [15] P. W. Nicholson, *Nuclear Electronics*. London, U.K.: Wiley, 1974, ch. 5.
- [16] R. B. Apte, R. A. Street, S. E. Ready, D. A. Jared, A. M. Moore, R. L. Weisfield, T. A. Rodericks, and T. A. Granberg, "Large area, low-noise amorphous silicon imaging system," *Proc. SPIE*, vol. 3301, pp. 2–8, 1998.
- [17] R. Jayakumar, K. S. Karim, S. Sivorthaman, and A. Nathan, "Integration issues for polymeric dielectrics in large area electronics," in *Proc. 23rd Int. Conf. Microelectronics (MIEL 2002)*, May 2002, pp. 543–546.
- [18] K. S. Karim, A. Nathan, and J. A. Rowlands, "Feasibility of current mediated amorphous silicon active pixel sensor readout circuits for large area diagnostic medical imaging," in *Proc. Opto-Canada: SPIE Regional Meeting on Optoelectronics, Photonics and Imaging*, vol. TD01, May 2002, pp. 358–360.
- [19] C. van Berkel and M. J. Powell, "Resolution of amorphous silicon thin-film transistor instability mechanisms using ambipolar transistors," *Appl. Phys. Lett.*, vol. 51, no. 14, pp. 1094–1096, 1987.
- [20] C. Chiang, J. Kanicki, and K. Takechi, "Electrical instability of hydrogenated amorphous silicon thin-film transistors for active-matrix liquid-crystal displays," *Jpn. J. Appl. Phys.*, vol. 37(1), no. 9A, pp. 4704–4710, 1998.
- [21] C. Huang, T. Teng, J. Tsai, and H. Cheng, "The instability mechanisms of hydrogenated amorphous silicon thin film transistors under AC Bias stress," *Jpn. J. Appl. Phys.*, vol. 39(1), no. 7A, pp. 3867–3871, 2000.
- [22] N. Mohan, K. S. Karim, and A. Nathan, "Stability issues in digital circuits in amorphous silicon technology," in *Proc. IEEE Canadian Conf. Electrical and Computer Engineering 2001*, vol. 1, Toronto, ON, Canada, May 13–16, 2001, pp. 583–588.

Karim S. Karim is pursuing the Ph.D. degree at the University of Waterloo, Waterloo, ON, Canada.

His research interests include circuit, device, and process development for biomedical imaging applications. Currently, his research focus is on amplified pixel architectures for large-area diagnostic medical X-ray imaging.

Mr. Karim has received two national Natural Sciences and Engineering Research Council (NSERC) of Canada Postgraduate Scholarships and was the recipient of the Michael B. Merickel Best Student Paper award at the SPIE Medical Imaging Symposium in 2001.



Arokia Nathan received the Ph.D. degree in electrical engineering from the University of Alberta, Edmonton, AB, Canada, in 1988.

While at the University of Alberta, he was engaged in research related to the physics and numerical modeling of semiconductor microsensors. In 1987, he joined LSI Logic Corporation, Santa Clara, CA, where he worked on advanced multichip packaging techniques and related issues. Subsequently, he was at the Institute of Quantum Electronics, ETH Zürich, Switzerland. In 1989, he joined the Department of

Electrical and Computer Engineering, University of Waterloo, Waterloo, ON, Canada, where he is currently a Professor. In 1995, he was a Visiting Professor at the Physical Electronics Laboratory, ETH Zürich. His present research interests lie in amorphous and polycrystalline silicon devices, circuits, and systems on rigid and mechanically flexible substrates for digital imaging and displays. His interests have more recently encompassed polymer electronics, specifically on aspects related to the physics, technology, and applications of organic thin film transistors, displays, and sensors. He currently holds the DALSA/NSERC industrial research chair in sensor technology, and is a recipient of the Natural Sciences and Engineering Research Council E.W.R. Steacie Fellowship. He has published extensively in the field of sensor technology and CAD and is a coauthor of the book, *Microtransducer CAD* (New York: Springer, 1999).



John A. Rowlands received the Ph.D. degree in solid-state physics from the University of Leeds, Leeds, U.K., in 1971.

From 1971 to 1978, he was at the Physics Department, University of Alberta, Edmonton, AB, Canada, first as a Post-Doctoral Fellow and finally at the rank of Visiting Assistant Professor, at which rank he also spent a year in the Physics Department at Michigan State University, Lansing. In 1979, he changed fields and joined the Department of Medical Imaging, University of Toronto, Toronto, ON, Canada, as an Assistant Professor and in 1985 also joined the graduate faculty through the Department of Medical Biophysics. In 1987, he was elected to Fellowship of the Canadian College of Physicists in Medicine in recognition of proven competence in physics as applied to medicine. Since 1998 he has been a full Professor at the University of Toronto. His research is related to advancing the state-of-the-art in medical X-ray detectors and particularly real-time (fluoroscopic) detectors used for example in cardiac angiography. His group pioneered the use of amorphous selenium combined with thin film active matrix arrays to make direct conversion flat panel imagers, which are now coming into clinical use.